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Abstract
Transistors are the fundamental elements in Integrated Circuits (IC). The development of
transistors significantly improves the circuit performance. Numerous technology innovations
have been adopted to maintain the continuous scaling down of transistors. With all these
innovations and efforts, the transistor size is approaching the natural limitations of materials
in the near future. The circuits are expected to compute in a more efficient way. From this
perspective, new device concepts are desirable to exploit additional functionality. On the
other hand, with the continuously increased device density on the chips, reducing the power
consumption has become a key concern in IC design.
To overcome the limitations of Complementary Metal-Oxide-Semiconductor (CMOS) tech-
nology in computing efficiency and power reduction, this thesis introduces the multiple-
independent-gate Field-Effect Transistors (FETs) with silicon nanowires and FinFET structures.
The device not only has the capability of polarity control, but also provides dual-threshold-
voltage and steep-subthreshold-slope operations for power reduction in circuit design.
By independently modulating the Schottky junctions between metallic source/drain and
semiconductor channel, the dual-threshold-voltage characteristics with controllable polarity
are achieved in a single device. This property is demonstrated in both experiments and simu-
lations. Thanks to the compact implementation of logic functions, circuit-level benchmarking
shows promising performance with a configurable dual-threshold-voltage physical design,
which is suitable for low-power applications.
This thesis also experimentally demonstrates the steep-subthreshold-slope operation in the
multiple-independent-gate FETs. Based on a positive feedback induced by weak impact
ionization, the measured characteristics of the device achieve a steep subthreshold slope
of 6 mV/dec over 5 decades of current. High Ion/Ioff ratio and low leakage current are also
simultaneously obtained with a good reliability. Based on a physical analysis of the device
operation, feasible improvements are suggested to further enhance the performance.
A physics-based surface potential and drain current model is also derived for the polarity-
controllable Silicon Nanowire FETs (SiNWFETs). By solving the carrier transport at Schottky
junctions and in the channel, the core model captures the operation with independent gate
control. It can serve as the core framework for developing a complete compact model by
integrating advanced physical effects.
iii
Abstract
To summarize, multiple-independent-gate SiNWFETs and FinFETs are extensively studied
in terms of fabrication, modeling, and simulation. The proposed device concept expands
the family of polarity-controllable FETs. In addition to the enhanced logic functionality,
the polarity-controllable SiNWFETs and FinFETs with the dual-threshold-voltage and steep-
subthreshold-slope operation can be promising candidates for future IC design towards
low-power applications.
Keywords: Gate-all-around, nanowire, FinFET, Schottky barrier, polarity control, multi-
threshold-voltage, steep subthreshold slope, fabrication, simulation, compact modeling,
logic design, tunneling, impact ionization, feedback, leakage, low power
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Résumé
Les transistors sont les éléments fondamentaux des circuits intégrés (IC). Le développement
des transistors améliore significativement la performance du circuit. De nombreuses innova-
tions technologiques ont été adoptées pour maintenir la réduction continue des dimensions
des transistors. Grâce à ces innovations, la taille des transistors approchera les limites natu-
relles des matériaux dans un proche avenir. Par ailleurs, les circuits doivent calculer d’une
manière plus efficace. Dans cette perspective, de nouveaux concepts de dispositifs sont sou-
haitables pour disposer de fonctionnalités supplémentaires. D’autre part, avec l’augmentation
de la densité des puces, la réduction de la consommation d’énergie est devenue une préoccu-
pation majeure dans la conception IC.
Pour surmonter les limites de la technologie CMOS en termes d’efficacité de calcul et de
réduction de la puissance, cette thèse présente des transistors à effet de champ (FET) à
multiples grilles indépendantes utilisant des nanofils de silicium et des structures FinFET.
Le dispositif a non seulement la capacité de contrôler sa polarité, mais offre également des
propriétés de double tension de seuil ou de forte pente sous le seuil afin de permettre réduction
de la puissance des circuits.
En modulant indépendamment les barrières Schottky entre les contacts métalliques de source
ou de drain et le canal semi-conducteur, des propriétés de double tension de seuil et de
polarité contrôlable sont atteintes en un seul et même transistor. Cette propriété est démontrée
expérimentalement et par simulation. Grâce à la réalisation compacte de fonctions logiques,
notre analyse au niveau du circuit montre des performances prometteuses pour la conception
de circuits à double tension de seuil configurable et son intérêt pour des applications de faible
puissance.
Cette thèse démontre également expérimentalement le fonctionnement à pente sous le seuil
raide dans des FETs à grilles multiples indépendantes. Basées sur une rétroaction positive
induite par une ionisation par impact faible, les caractéristiques mesurées des transistors
atteignent une pente sous le seuil raide de 6 mV/dec sur plus de 5 décades de courant. Un
fort rapport Ion/Ioff et un faible courant de fuite sont également simultanément obtenus avec
une bonne fiabilité. Basées sur une analyse physique du fonctionnement du dispositif, de
possibles améliorations sont suggérées pour améliorer encore la performance.
Un modèle compact physique du potentiel de surface et du courant de drain est également
v
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dérivé pour les transistors à nanofils de silicium (SiNWFETs) à polarité contrôlable. En dérivant
le transport de porteurs de charge au niveau des jonctions de Schottky et dans le canal, le
modèle capture le fonctionnement des grilles de commande indépendantes. Ce modèle peut
servir de base pour l’élaboration d’un modèle compact plus complet intégrant des effets
physiques avancés.
Pour résumer, les SiNWFETs et FinFETs à grilles indépendantes multiples sont largement
étudiés en termes de fabrication, modélisation et simulation. Le concept de dispositif proposé
élargit la famille de FET à polarité contrôlable. En plus de disposer de fonctions logiques
améliorées, les SiNWFETs et FinFET à polarité contrôlable possèdent une double tension de
seuil et un fonctionnement en pente sous le seuil raide et peuvent ainsi être des candidats
prometteurs pour la conception des circuits intégrés du futur pour des applications de faible
puissance.
Mots-clés : grilles enrobantes, nanofil, FinFET, barrière de Schottky, contrôle de la polarité,
tensions de seuil multiples, pente sous seuil raide, fabrication, simulation, modélisation
compacte, conception logique, effet tunnel, ionisation par impact, rétroaction, fuites, faible
puissance
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1 Introduction
The first electronic general-purpose computer ENIAC was born in 1946 [1]. Since then, people
have been keen on pursuing smaller but more powerful computers. After the invention of
semiconductor devices and integrated circuits, there has been a fast development of comput-
ers for more than half a century [2–5]. Fig. 1.1 illustrates the development of computers from
ENIAC to Personal Computer, and the recent Compute Stick. Thanks to the greatly enhanced
computing capability of integrated circuits with a deeply scaled feature size, the whole system
of computation, control, and memory perfectly fits in a small stick [6].
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Figure 1.1: Development of computers, (a) ENIAC (part), (year 1946), (b) Apple-II, (year 1977),
(c) Intel Compute Stick, (year 2015).
With such a speedy development, not only computers, but also consumer products containing
semiconductor devices and integrated circuits have arrived at almost every corner of human
society. They are changing every part of people’s life.
This revolution greatly relies on the scaling down of transistors, which are the fundamental
elements of integrated circuits [7]. The benefits from the scaling down of transistors was
described by the famous "Moore’s law" proposed by Gordon E. Moore in 1965 [8]. Generally,
the scaling down of transistor size dramatically increases the device density on chips, and
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decreases the relative cost, at an exponential pace.
Driven by the benefits from downscaling, there is the need to maintain this trend, which is
referred to as "More Moore". On the other hand, with the progress in both process technol-
ogy and design, the capability of non-digital technologies is significantly enhanced. This
brings the migration of non-digital components, such as analog circuits and sensors, into the
package. Thus, the highly integrated systems can efficiently interact with people and environ-
ment. The so-called "More-than-Moore" trend is characterized by functional diversification
of semiconductor-based devices. As shown in Fig. 1.2, the dual trend of "More Moore" and
"More-than-Moore" summarizes the combined need for digital and non-digital functionalities
in an integrated system [9].
More-than-Moore: Diversification
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Figure 1.2: The combined need for digital and non-digital functionalities in an integrated sys-
tem is translated as a dual trend in the International Technology Roadmap for Semiconductors
(ITRS): miniaturization of the digital functions ("More Moore") and functional diversification
("More-than-Moore") [9]
The technologies to maintain the trend of "More Moore" are introduced in Sec. 1.1. Then, Sec.
1.2 introduces the current limitations of CMOS technology on computing efficiency and power
reduction. Sec. 1.3 discusses the global objectives of this thesis to overcome these limitations
with the proposed device concept. Sec. 1.4 summarizes the contributions of the thesis. Finally,
Sec. 1.5 gives the organization of this thesis at the end of this chapter.
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1.1 Technologies Towards "More Moore"
This section introduces the innovations in CMOS technology for continuous miniaturization,
and beyond-CMOS technologies expected to keep the trend of "More Moore" when CMOS
devices approach the material limit.
1.1.1 Innovations in CMOS Technology
Numerous key technology innovations have been adopted in CMOS technology to keep the
device performance while scaling down:
1. Strained Silicon:
In CMOS technology, faster velocity of carriers (electrons and holes) can provide a
higher current in Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs), which
consequently improves the performance of circuits. At low electric field, the drift ve-
locity is proportional to the electric field strength, and the proportionality constant is
defined as mobility of the carriers [10]. Therefore, increasing the mobility can boost the
performance of CMOS circuits.
Study shows that by applying appropriate tensile or compressive stress to the channel,
the energy band structure can be slightly tuned, resulting in the enhancement of the
Figure 1.3: Strained silicon technology for enhancing the carrier mobility. Tensile strain in
the NMOS channel is created by adding a high-stress layer that wrapped around the tran-
sistor, while compressive strain in PMOS channel is created by replacing the conventional
source/drain region with strained SiGe [11]
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mobility of carriers [12]. Fig. 1.3 shows the technology to achieve strained silicon
channel in both N-type Metal-Oxide-Semiconductor (NMOS) and P-type Metal-Oxide-
Semiconductor (PMOS) [11]. The technology of strained silicon has been introduced
since the technology node of 90 nm, which increases the saturated currents by 10%∼20%
and mobility by >50% [13].
2. High-κGate Oxide:
SiO2 has served as gate insulator since the advent of MOS devices. As the scaling down of
MOSFETs, the SiO2 layer became thiner and thiner to maintain the electrostatic control
over the channel. Unfortunately, the leakage current through the thin layer of SiO2 also
increased with decreased SiO2 thickness [14].
In order to continue the scaling down without sacrificing the leakage power, oxide
materials with higher dielectric constant (κ) have been introduced since the technology
node of 45 nm [15]. The high-κ materials such as HfO2 provide sufficient electrostatic
control (i.e., sufficiently small equivalent SiO2 thickness) while having a much thicker
physical thickness, which efficiently prevents the gate leakage.
3. Metal Gate:
Polycrystalline silicon was used as the gate material for the easy integration with CMOS
technology. In the meantime, the polysilicon gate also suffers from a high gate resistance
and a depletion effect [16]. The depleted region in polysilicon behaves as an additional
gate oxide, thus increasing the oxide thickness and reducing the electrostatic control
[17].
Since the technology node of 45 nm, metal gates have replaced polysilicon gates to
reduce the gate resistance and eliminate the depletion effect [15]. Moreover, the metal
gates further enhance the benefits from the high-κ dielectric by reducing the mobility
degradation caused by the phonon scattering [18]. Fig. 1.4 shows the conceptual sketch
and Transmission Electron Microscopy (TEM) image of high-κ dielectric and metal gate
stack [15].
Si channel
SiO2
Polysilicon gate
Si channel
High-κ oxide
Metal gate
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ABSTRACT
A 45nm logic technology is described that for the first time
incorporates high-k ± metal ga transistors in a high volume
manufacturing process. The transistors feature 1 .Onm BOT6
high-k gate dielectric, dual band edge workfunction metal
gates and third generation strained silicon, resulting in the
highest drive currents yet reported for NMOS and PMOS.
The technology also features trench contact based local
routing, 9 layers of copper interconnect with low-k ILD, low
cost 1 93nm dry patterning, and 1000o Pb-free packaging.
Process yield, performance and reliability are demonstrated
on 153Mb SRAM arrays with SRAM cell size of 0.346gtm2, Fig. 2 TEM of High-k + Metal Gate transistor stack
and on multiple microprocessors. KEY DESIGN RULES & TECHNOLOGY FEATURES
INTRODUCTION TABLE I summarizes key design rules & layer thicknesses.
Since the advent of MOS devices over 40 years ago, Contacted gate pitch - a key measure of front end density - is
SiO2 has served as the transistor gate insulator of choice. scaled to 160nm, maintaining 0.7x scaling trend (Fig. 3). This
Electrical oxide thickness (Tox(e)) was scaled at -0.7x per is the most aggressive CGP reported for 45nm high
generation up to the 130nm node, but scaling slowed at the performance logic technologies. Conventional contacts have
90nm and 65nm nodes as SiO2 ran out of atoms and gate been replaced with trench contacts for lower series resistance.
leakage power limited further scaling (Fig. 1). High-k gate Trench contact based local routing improves layout density,
dielectric materials have held the promise of continued especially for cross-coupled inverter pairs that are very
scaling at low gate leakage. Many challenges with high-k common in microprocessor SRAM and register file arrays.
integration have included VT pinning, mobility degradation Tight pitches and trench contacts allow SRAM cell size to be
due to soft optical phonons, and poor reliability [1-3]. Metal scaled to 0.346gm2 (Fig. 4).
gate electrodes not only eliminate the poly depletion effect, Innovative processes for 0.92NA 193nm dry patterning
but enable high-k dielectrics by screening the SO phonons allow for low cost & robust patterning, as demonstrated by
that cause mobility degradation [4]. High performance high-k the fidelity of the poly lines in Fig. 4. Metal gate materials are
+ metal gate transistors have been demonstrated using band chosen with optimal workfunctions for NMOS and PMOS
edge workfunction metal gate electrodes [5]. However, performance. The transistor process flow, described next, is
challenges have remained in finding a compatible integration chosen so as to maintain the workfunction ofthe metal gates.
scheme that addresses thermal budget concerns. In this work TABLE I: Layer Pitch, thickness and aspect ratio
high-k + metal gate integration challenges are overcome (Fig. l
2), enabling a return to 0.7X Tox(e) scaling while Layer Pitch(nm) Thick(nm) AspectRatio
simultaneously reducing gate leakage >25X. Isolation 200 200
10 1000 Contacted Gate Pitch 160 60
10 |Metal 1 160 144 1.8E 100 _
Metal2 160 144 1.8
10 Metal 3 160 144 1.8
Metal 4 240 216 1.8
Metal 5 280 252 1.8
_ 0.1t Metal 6 360 324 1.8
/ ~~~~~~Metal7 560 504 1.8
1 l l|1 0.01 Mea1 810 72 1.8
350nm 250nm 180nm 130nm 90nm 65nm 45nm Mtl| 81 72 1.
Fig. I Intel scaling trend for Inversion electrical Tox Mtl93.tm 2~m .
1-4244-0439-X/07/$25.00 © 2007 IEEE 247
(a) (b)
Figure 1.4: (a) High-κ mat rial and metal ate repl SiO2 and polysilicon gate, (b) Tra s-
mission Electron Microscopy (TEM) image of hafnium-based high-κ dielectric and metal gate
stack [15].
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4. FinFET Structure:
When coming to the technology node of 22 nm, the planar bulk structure of MOSFETs
cannot provide sufficient electrostatic control over such a short channel (Fig. 1.5(a)).
Short Channel Effects (SCE) and Drain-Induced-Barrier-Lowering (DIBL) can severely
degrade the device performance with such a short channel in a planar bulk structure
[19, 20].
In order to maintain the continuous downscaling, different device structures are investi-
gated, including Partially-Depleted (PD) Silicon-On-Insulator (SOI), Fully-Depleted (FD)
SOI, Ultra Thin Body and Buried Oxide FD SOI (UTBB-FD SOI), FinFET (Fig. 1.5(b)), and
gate-all-around nanowires (Fig. 1.5(c)), etc. [21–33]. Yan et al. and Colinge studied a
"natural length" λ in different device structures to characterize their scalability [34, 35].
Smaller λ indicates a better electrostatic control with a short channel. The study shows
that λ=p(εsi/εox/N )toxtsi, where N = 1,2,4 for single-gate SOI, double-gate SOI (Fin-
FET), and quadruple-gate (gate-all-around) structures, respectively. Therefore, FinFET
has a smaller λ compared to single-gate structure with the same gate oxide (εox, tox)
and silicon film (εsi, tsi). FinFET is consequently introduced in products at the 22 nm
node [36]. The FinFET structure significantly improves the electrostatic control, and
enables the continuous scaling down to the present 14 nm technology node [37].
A further improvement on the MOSFET structure will be silicon nanowires that exploiting a
Gate-All-Around (GAA) structure, which is illustrated in Fig. 1.5(c) [31–33]. As discussed in [35],
gate-all-around structure features a even smaller λ as compared to FinFET. Therefore, the GAA
SiNWFETs can provide the ultimate electrostatic control with the MOS structure [38, 39].
(a) Planar MOSFET (b) FinFET (c) Silicon Nanowire FET
Figure 1.5: Evolution of MOSFET structures from planar MOSFET to FinFET and silicon
nanowire FET.
Besides the evolution on MOSFET structures, channel materials with high carrier mobility
(e.g., germanium, III-V materials) or intrinsic One-Dimensional (1-D) / Two-Dimensional
(2-D) structure (e.g., carbon nanotube, graphene, MoS2) have also been explored to extend
the CMOS scaling down [40–44]. Still based on the field effects, they are referred to as "CMOS
extension".
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1.1.2 Beyond-CMOS Technologies
With all these innovations and efforts in CMOS technology, the transistor size is approaching
the natural limitations of materials in the near future [45, 46]. Moreover, the switching energy
of silicon FET is also fairly close to a fundamental limit of switching energy of a binary charge-
based switch controlled by energy barrier modulation [47]. Therefore, emerging logic devices
beyond CMOS technology are expected to continuously address the need of "More Moore".
They explore non-charge state variables (e.g., spintronics devices) or novel mechanisms for
charge-based devices (e.g., Tunnel FET based on tunneling transport, single electron transistor
based on Coulomb blockade) [48–52]. Fig. 1.6 summarizes a classification of emerging logic
devices based on the state variables and the switching mechanisms [53].
Ch
ar
ge
No
n-
ch
ar
ge
State Variable
Mechanism
Non-charge-based beyond-CMOS device
CMOS and CMOS extension Charge-based beyond-CMOS device
Conventional Novel
Si FET FinFET
Ge & III-V FET
Nanowire FET
Graphene FET
Carbon Nanotube FET
SpinFET Atomic sw. RTD
TFET SET
QCAMott FETNeg-Cg
IMOS
Spin-torque All spin logic
DW logic BiSFET ExFET
Spin wave Nanomagnet
NEMS
MoS2 FET MIG-FET
Figure 1.6: A classification of emerging logic devices based on the state variables and the
switching mechanisms [53]. The Different colors represent different mechanisms or state
variables, and the mixed color reflects the multiplicity of the mechanisms or state variables.
In addition, the circuits are also expected to compute in a more efficient way to keep the
trend of "More Moore" when the transistor size approaches the limitations. Therefore, new
device concepts are desirable to exploit additional logic functionality. Moreover, with the
dramatically increased device density on the chips, reducing the power consumption has
become a key concern for circuit applications.
From this perspective, this thesis aims at exploiting the multiple-independent-gate field-
effect transistors. The device concept is investigated with silicon nanowire and fin-shaped
channels. The devices provide enhanced logic functionality by introducing the electrostatically
controlled polarity. The computing efficiency is consequently improved with the proposed
devices thanks to the efficient implementation of unate and binate functions. In addition
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to the enhanced logic functionality, this thesis further exploits this device concept towards
low-power applications. A unique dual-threshold-voltage design with the devices is proposed
to achieve a fine trade off between performance and leakage power consumption. Moreover,
a steep-subthreshold-slope operation is also demonstrated in the devices, which breaks the
limit of subthreshold slope in conventional CMOS technology.
1.2 Current Limitations of CMOS Technology
This section discusses the current limitations of CMOS technology on computing efficiency, as
well as the power reduction with multi-threshold-voltage design and supply voltage lowering.
1.2.1 Computing Efficiency
In a majority of real applications, NAND/NOR and exclusive-OR (XOR) intensive functions
are the most frequent functions within the circuits [54]. CMOS technology is very efficient in
implementing NAND/NOR-based functions. As shown in Fig. 1.7(a), a NAND gate consists of
only 4 transistors.
In contrast, to implement the XOR function, CMOS technology has to employ more devices in
a complex form as compared to implementing NAND function. Fig. 1.7(b) shows a XOR gate
built with 8 transistors excluding the inverters for the input signals.
A
F=A·B
A
(a) NAND gate
B
A
B
B
B B
B
A
AA
F=A⊕B
(b) XOR gate
Figure 1.7: Implementation of logic functions with CMOS technology, (a) NAND gate with 4
transistors, (b) XOR gate with 8 transistors excluding the inverters for the input signals.
XOR-based functions are widely used in various circuits, such as arithmetic circuits, parity
checker, comparator, etc.. Thus, a less efficient XOR gate can directly affect the performance of
these circuits in terms of speed, power consumption and area [55]. Even though many designs
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of XOR function have been proposed, the implementation of XOR intensive functions still
limits the computing efficiency of CMOS technology [55, 56].
1.2.2 Multi-Threshold-Voltage Design
With the dramatically-increased device density on the chips, the power consumption has to
be considered as a prime constraint in the design of integrated circuits, especially for portable
equipments that have a limited battery capacity.
The main source of power consumption in integrated circuits can be divided into dynamic
power consumption and static power consumption. Dynamic power is consumed whenever
the device is utilized. In contrast, static power is consumed as long as the power supply is
maintained [57]. Static power consumption is mainly caused by the leakage current through
the device in its off state, and is called leakage power consumption. Therefore, transistors
with low leakage currents can reduce the leakage power consumption in circuit design.
According to the operation of MOSFETs in a certain technology, the subthreshold drain leakage
of MOSFETs (Ioff) exponentially decreases with higher Threshold Voltage (VT ). Hence, the
utilization of high-VT devices can reduce the leakage power. Nevertheless, the devices with
higher VT provide lower on-state current (Ion). Fig. 1.8 shows the characteristics of FinFETs
with different threshold voltages [58]. It can be observed that the high-VT devices provide
lower Ioff by 3 decades but only 50% Ion as compared to low-VT devices.
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Figure 1.8: Characteristics of low-VT and high-VT FinFETs extracted from PTM-MG 20 nm
model [58]. (a) nFET, (b) pFET.
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High-VT devices can efficiently reduce the leakage power consumption with lower Ioff. How-
ever, the lower Ion of high-VT devices may harm the circuit performance at the same time.
This can be easily understood by considering the operation of a fundamental CMOS logic gate,
i.e., an inverter. As shown in Fig. 1.9, the change of the output value can be simply modeled as
charging/discharging the load capacitance CL through a transistor with the current Ion. Thus,
the delay of this operation τ can be approximately estimated as:
τ= CLVDD
Ion
(1.1)
Eq. (1.1) clearly shows the effect of Ion on the circuit performance. Lower Ion of high-VT
devices can significantly degrade the circuit speed.
A F=A
CL
VDD
'0'
CL
VDD
Ion
(a) (b)
0
Vdd
τ
Figure 1.9: A simple way to estimate the delay of an inverter. (a) An inverter with a load
capacitance CL , (b) When input is ‘0’, the NMOS is off, and the load capacitance is charged by
PMOS with the current Ion. The output rises from 0 to VDD in a delay of τ.
In order to make a trade off between the performance and leakage power consumption, the
multi-threshold-voltage (multi-VT ) design is widely used in CMOS technology [59]. This
method mixes devices with different threshold voltages in the design. In general, low-VT
devices with higher Ion are used in the critical paths to meet timing constraints, while high-
VT devices with lower leakage current are used in slack paths to reduce the leakage power
consumption.
Fig. 1.10 shows an example of the multi-VT design. By assuming all the input signals (A0∼A6)
arrive at the same time, the path G2-G4-G5-G6 has the tightest timing constraint, while the
paths G1-G6 and G2-G3-G6 are slack paths. Therefore, the gates G2, G4, G5 and G6 can be
built with low-VT devices to improve the speed of the circuit. G1 and G3 can be built with
high-VT devices to reduce the leakage power without degrading the circuit performance.
However, the above analysis and design of Fig. 1.10 are based on an important condition: the
circuit still meets the timing constraint when using G1 and G3 built with high-VT devices. In
9
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G1
G2
G3
G4
G5
G6
A0
A1
A2
A3
A4
A5
A6
Figure 1.10: An example of multi-VT design. G1 and G3 in slack paths are built with high-VT
devices, while the other gates are in the critical path, thus using low-VT devices.
other words, the high-VT devices should provide significant leakage reduction with acceptable
performance degradation. Otherwise, G1 and G3 have to be built with low-VT devices, and
the leakage power is not reduced.
As shown in Fig. 1.8, lower Ion in high-VT devices can significantly degrade the speed of the
components. Consequently limited by the discussed condition, the conventional multi-VT
technology can only provide a coarse trade off between the circuit performance and the leakage
power consumption.
On the other hand, in order to fabricate devices with different threshold voltages, additional
process steps are required in conventional multi-VT design with CMOS technology. This
increases the fabrication cost and also reduces the regularity of design.
1.2.3 Supply Voltage Lowering
The total power (dynamic power and static power) consumed by a logic circuit can be approxi-
mately estimated as [60]:
Ptotal = Pstatic+Pdynamic = IleakVDD + A ·CLV 2DD f (1.2)
where Ileak is the leakage current, VDD is the supply voltage, CL is the load capacitance, and f
is the operating frequency. The activity factor A models the average switching activity in the
circuits.
Eq. (1.2) shows that, lowering the supply voltage VDD is an efficient way to reduce both the
dynamic and static power consumption.
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However, as shown in Fig. 1.11, reducing VDD while keeping the original Subthreshold Slope
(SS) (Line (1)) leads to a lower Ion (Line (2)) and/or a higher Ioff (Line (3)), i.e., a worse Ion/Ioff
ratio. As discussed in Sec. 1.2.2, the degraded Ion/Ioff ratio will lower the circuit speed or
increase the static power consumption. In order to maintain good switching properties at
lower supply voltage, the transistor requires a steeper SS (Line (4)).
The subthreshold slope (or subthreshold swing) is commonly defined as the inverse of the
slope of the ID -VG characteristics in the logarithmic scale at the subthreshold region. It is thus
written as:
SS = ∂VG
∂log10ID
(1.3)
Therefore, a steeper subthreshold slope means a smaller SS.
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Figure 1.11: Supply voltage lowering requires devices with a steeper subthreshold slope to
maintain good switching properties. (1) Original device characteristics with VDD = 0.8V , (2)
Characteristics by directly reducing VDD to 0.6 V, (3) Shifted characteristics with the same Ion
and SS as in original device, (4) Characteristics of device with a steeper SS which maintains
the Ion/Ioff ratio as in the original device.
Note that, there is a lower bound of the SS in conventional MOSFETs. According to the
working principle, the subthreshold current can be considered as majority carriers at source
overcome the barrier in the channel, and finally reach the drain. As shown in Fig. 1.12, the
barrier is lowered with the increased gate voltage. Thus, the density of carriers with the energy
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above the barrier exponentially increases, leading to the exponentially increased subthreshold
current [61]. This relationship can be written as:
Isubthreshold ∝ exp
(
qφs
kT
)
(1.4)
where q is the elementary charge, k is the Boltzmann constant, and T is the temperature, φs is
the surface potential in the channel, which determines the barrier for carrier injection. If the
gate has an ideal electrostatic control over the channel, the applied gate voltage completely
translates into the drop of the barrier, i.e., ∂VG /∂φs = 1.
-
n+pn+
VG
VD
(a)
Ec
Ev
---
VG 
(b)
Figure 1.12: (a) Structure of a n-type MOSFET. (b) Band diagram showing the potential barrier
lowered by increasing VG .
Therefore, by substituting (1.4) into (1.3), the lower bound of SS is derived as:
SSmin = kT
q
· ln10 (1.5)
Eq. (1.5) gives the limit of subthreshold slope in conventional MOSFETs. At room temperature,
this limit is nearly 60 mV/dec.
During the past development of MOSFET technology, this limit provided enough room for
reducing the supply voltage while keeping the acceptable performance. Numerous innovations
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focused on maintaining a good electrostatic control with the gradually shrunk channel to keep
the SS close to this limit [13, 15, 36].
However, the pace of reducing the VDD has to slow down recently. To target ultra-low-power
applications with a VDD far below 1.0 V, new device technologies which are not suffering from
this limit are highly desired.
1.3 Global Objectives
This thesis aims at exploiting a new device concept that can overcome these limitations of
CMOS technology by introducing multiple independent gate terminals. The device is expected
to improve the computing efficiency with enhanced logic functionality and enable a fine-
tunned multi-threshold-voltage design without sacrificing the regularity of design. In addition,
it is also expected to break the limit of subthreshold slope in CMOS technology.
From this perspective, the concept of multiple-independent-gate FETs is proposed. This device
concept is investigated with both silicon nanowire and fin-shaped channels. By efficiently
utilizing the unique structure to modulate the Schottky barriers, the device can demonstrate
three key properties:
(1) Polarity Controllability. The polarity of the device is controlled by an additional bias,
which decides the conduction of different types of carriers. With the polarity controllability,
the device can efficiently implement XOR-based functions in addition to NAND/NOR-based
functions.
(2) Multi-Threshold-Voltage Characteristics. By independently modulating the Schottky
barriers at contacts and the barrier in the channel, low-VT and high-VT configurations are
obtained with the same Ion in a single device. The proposed technology can provide a fine
trade off between performance and leakage power with improved layout regularity. It also
brings additional opportunities in design of efficient logic gates.
(3) Steep-Subthreshold-Slope Operation. By introducing a feedback with dynamic mod-
ulation of Schottky barriers, the device can achieve a steep SS below 10 mV/dec over the
subthreshold region with high Ion/Ioff ratio.
This device concept is validated through the characterization of fabricated devices and sim-
ulations. Further evaluation at circuit level is carried out, showing the potential of multiple-
independent-gate SiNWFETs and FinFETs towards low-power applications.
1.4 Thesis Contributions
This thesis exploits a new device concept: multiple-independent-gate field-effect transis-
tors. The devices are built up with silicon nanowire and fin-shaped channels. The polarity-
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controllable device provides new opportunities for circuit design thanks to its enhanced
functionality. In the meantime, the proposed technology can improve the low-power design
method with the dual-threshold-voltage characteristics and the steep-subthreshold-slope
operation.
The proposed device concept is extensively studied on fabrication, dual-VT characteristics
and design, steep-SS operation, and compact modeling. The contributions in each category
are introduced as follows:
Device Structure and Fabrication: This device concept is originally proposed in this thesis by
efficiently utilizing the electrostatic control of Schottky barriers with a multiple-independent-
gate structure. A process flow is developed to fabricate the devices with a top-down approach.
Multiple-independent-gate SiNWFETs and FinFETs are experimentally demonstrated in the
academic cleanroom of EPFL.
Dual-Threshold-Voltage Characteristics and Design: The reconfigurability of threshold volt-
age in a single device is achieved by independently modulating the Schottky barriers. This
property is validated through the characterization of a Three-Independent-Gate (TIG) SiN-
WFET. The results clearly demonstrate the modulation of threshold voltage and leakage current
between low-VT and high-VT configurations. Moreover, the device has the same Ion in low-VT
and high-VT operations. This feature can provide a fine trade off between performance and
leakage power consumption in circuit design. This device concept also brings new opportu-
nities in efficiently implementing unate and binate logic functions. In the physical design,
an uncommitted logic gate pattern is introduced to improve the layout regularity. Dual-VT
design is thus achieved by applying different wiring schemes on the same pattern.
Steep-Subthreshold-Slope Operation: The steep-SS operation is achieved by realizing the
weak impact ionization induced feedback. In particular, the electrostatic control of the Schot-
tky barriers in the proposed device concept provides not only the polarity controllability, but
also a dynamic modulation of the feedback, which can enhance the steep-SS operation. This
property is validated by characterizing the fabricated Dual-Independent-Gate (DIG) silicon
FinFETs. The measurements show a steep SS of 6 mV/dec over 5 decades of current with high
Ion/Ioff ratio and good reliability. In addition, feasible improvements are proposed to further
improve the device performance.
Compact Modeling: In order to build the bridge between device technology and circuit design,
a physics-based potential and drain current model of DIG SiNWFETs is developed. The
presented core model captures the basic operation of the device with a good accuracy as
compared to Technology-Computer-Aided-Design (TCAD) simulation. Advanced physical
effects can be integrated into this core framework to accurately model the behavior of the
device.
The presented device concept employs the electrostatic control of Schottky barriers at metal-
semiconductor contacts. Therefore, it is not limited in silicon nanowire or fin-shaped channel,
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but can be extended to SOI or other non-planar structures and other channel materials, such
as germanium, etc..
1.5 Thesis Organization
This thesis is organized in five chapters following the introduction. Chapter 2 presents the
device structure and fabrication of multiple-independent-gate FETs. Chapter 3 introduces
the dual-threshold-voltage characteristics and the design with TIG SiNWFETs. Chapter 4
demonstrates the steep-subthreshold-slope operation with DIG FinFETs. In Chapter 5, a
compact model is developed for DIG SiNWFETs. Chapter 6 concludes this thesis and discusses
the future work. In detail,
Chapter 2 first introduces the functionality-enhanced technologies presented in literature.
Among different device structures, SiNWFETs and FinFETs with multiple independent gates
are chosen by considering their advantages in fabrication and design. Then, the fabrication
of multiple-independent-gate SiNWFETs and FinFETs is step-by-step presented following a
top-down process flow.
Chapter 3 presents the device characteristics with dual threshold voltages and the relevant
circuit and physical design. Following the review of conventional multi-VT technologies,
the exploitation on the proposed dual-VT operation is carried out at both device-level and
circuit-level.
Device-Level: First, the working principle of the dual-VT operation is introduced. Then, the
reconfigurability of both the polarity and VT is experimentally validated by characteriz-
ing a TIG SiNWFET with vertically-stacked nanowires. Through TCAD simulation, the
effect of structural and physical parameters on the dual-VT characteristics is discussed.
A table-based device model is extracted from TCAD simulation, which is applied in the
following circuit-level study.
Circuit-Level: A circuit and physical design approach with TIG SiNWFETs is studied to exploit
their applications in dual-VT circuits. By applying low-VT and high-VT configurations,
logic gates are compactly implemented towards either high performance or low leakage
applications. In physical design, an uncommitted logic gate pattern is introduced to
improve the layout regularity. Combinational and sequential elements are mapped onto
the uncommitted pattern with different wiring schemes. Benchmarking of logic gates
and circuits shows promising performance in dual-VT design with TIG SiNWFETs as
compared to low-standby-power FinFET technology.
Chapter 4 first introduces the steep-SS devices presented in literature. Then, it discusses the
steep-SS operation in the proposed device. With a feedback induced by weak impact ioniza-
tion, the device achieves a steep subthreshold slope in addition to the polarity controllability.
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The steep-SS characteristics are studied in terms of experiments and theoretical analysis. In
the experimental work, the steep-SS operation is demonstrated through the characterization
of DIG FinFETs under different bias and temperature conditions. In the physical analysis, the
steep-SS characteristics assisted by the dynamic modulation of Schottky barriers are discussed.
Feasible improvements are also suggested to further improve the device performance.
Chapter 5 focuses on the compact modeling of DIG SiNWFETs, as the DIG SiNWFET is the
basic structure in the multiple-independent-gate SiNWFET / FinFET concept. A physics-based
surface potential and drain current model is derived. Then, the proposed model is validated
by comparing the characteristics predicted by the model with TCAD simulation.
Chapter 6 concludes the presented results, and summarizes the achievements of this thesis.
Finally, a perspective on future work related to and envisaged from this work is discussed.
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This chapter first introduces the general principle behind the functionality-enhanced tran-
sistors and the previous work presented in literature. Then, the structures of multiple-
independent-gate SiNWFET and FinFET employed in this thesis are illustrated in Sec. 2.2. The
fabrication of the proposed devices with a top-down process flow is presented step by step in
Sec. 2.3. Finally, this chapter is summarized in Sec. 2.4.
2.1 Functionality-Enhanced Transistors
In this section, we first introduce the operation of Schottky-barrier FETs. Then, the functionality-
enhanced transistors presented in literature and that rely on a dynamic control of the Schottky
barrier contacts are introduced.
2.1.1 Schottky-Barrier FETs
Conventional MOSFETs use heavily doped semiconductor as Source and Drain (S/D) to
provide electrons or holes for device operation. The chemical doping at S/D determines the
type of the device. For example, the implantation of boron forms p-type doped S/D. Thus, the
fabricated PMOS are based on the conduction of holes. In contrast, NMOS can be obtained
with the implantation of arsenic at S/D to supply electrons.
Instead of using heavily doped semiconductor, metal can also be used as S/D material [62, 63].
The contact between metal S/D and semiconductor channel forms a potential barrier at the
interface, i.e., Schottky barrier [10]. The conduction of the device can thus be controlled by
electrostatically trimming the Schottky barriers.
Fig. 2.1(a) illustrates the structure of a Schottky-Barrier FET (SB-FET) with a single gate.
Since metal can provide both electrons and holes, the SB-FET can achieve the conductions
of both carriers. Fig. 2.1(b) illustrates the band diagram for electrically neutral. In Fig. 2.1(c),
the energy band in semiconductor is bent downwards by applying positive gate and drain
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Fig. 2. (a) Top-down SEM image of fabricated device. (b) Cross-sectional TEM image of sub-25-nm gate length transistor.
Fig. 3. Electrical results for low-leakage sub-30-nm pMOS transistor. This device received a single blank leakage reduction. (a) Drain current versus drain voltage.
(b) Drain current versus gate voltage.
aluminum liftoff process. Fig. 2 shows scanning electron mi-
croscope (SEM) and transmission electron microscope (TEM)
images of a sub-30-nm Schottky pMOS transistor.
III. RESULTS AND DISCUSSION
Low-leakage sub-30-nm pMOS transistor current–voltage
(I–V) curves are shown in Fig. 3. These devices received a
single-blanket As implant for leakage current reduction and are
the first reported SBMOS devices having a channel implant.
Off-state current was 168 nA m at and
V which is equivalent to V if a p-type
gate were used. A drive current of 314 m was achieved at
V and V, providing an ratio
of 1870, the highest reported to date for bulk SBMOS device
technology. There is a 1.1–V threshold voltage shift in due
to the use of an n-type gate, and the on-state of 2.6 V
provides an electric field in the oxide appropriate for the
relatively thick 1.8-nm gate oxide. The upward sloping turn-on
in Fig. 2(a) at low is characteristic of the reverse-biased
Schottky-barrier diode at the source. The turn-on characteristic
is not indicative of high parasitic series resistances for the
source and drain regions, which, including the contact and
source-drain sheet resistances, were measured to have a total
parasitic series resistance of m.
Sub-30-nm pMOS transistor results for devices without the
As implant are shown in Fig. 4. A drive current of 324 m
at V and V and an off-state current of
6800 nA m were achieved, providing an ratio of 48.
Fig. 4(b) shows the transconductance of the unimplanted
sub-30-nm pMOS device in the overdriven regime. Scattering
parameters were measured with on-wafer probes up to 40 GHz
using a network analyzer. Probe-pad parasitic capacitance was
de-embedded using standard RF calibration procedures. The
cutoff frequency values, extrapolated from the plots
shown in Fig. 5, are 92 and 170 GHz for pMOSFETs with gate
lengths of 70 and 50 nm, respectively. The shortest channel de-
vice with sub-30-nm gate length had an extrapolated value
of 280 GHz. To the best of our knowledge, this is the highest
reported to date for any silicon MOS transistors, including
nMOSFETs [7]–[11].
The high values of the SBMOS pFETs can be attributed
to high transconductance and low parasitic capacitance of these
short-channel devices. Further RF performance improvement
of these devices can be achieved by increasing the relatively
low output conductance, shown in Figs. 3 and 4. Several im-
provements are possible, including an optimized channel im-
plant, reduced effective oxide thickness (EOX), or the use of
silicon-on-insulator substrates. Reduced EOX will translate to
higher transconductance and potentially further improved
performance. Drive current could be further increased by the use
Figure 2.1: Conduction of both electrons and holes in a SB-FET. (a) Schematic of a single-gate
SB-FET. (b) Band diagram for electrically neutral. (c) Conduction of electrons in SB-FET with
VG > 0. (d) Conduction of holes in SB-FET with VG < 0. (e) Cross-section of a 22-nm p-type
SB-FET and the measured characteristics [64].
voltag s. Thus, electrons can come into the semiconductor chann l from met l by m ans of
Thermionic Emission (TE), Thermionic-Field Emission (TFE) and Field Emission (FE) [10,65,66].
In contrast, the upward band bending obtained by applying a negative gate voltage allows
the conduction of holes at the Schottky barrier (Fig. 2.1(d)). Therefore, the device exhibits
ambipolar characteristics as shown in Fig. 2.1(e) [64]. However, the ambipolar characteristics
may degrade the SS nd reduce the Ion/Ioff ratio of the device, thus degrading the circuit
performance and increasing the power consumption.
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In order to overcome the drawbacks of the ambipolar characteristics and improve the device
performance, many techniques are adopted in the development of SB-FETs [67–71]. For
example, Fig. 2.2 shows the Schottky-barrier height engineering with dopant segregation
technique [67]. The Schottky-barrier height for electrons and holes are tuned by implanting
dopant with different dose (Fig. 2.2(a)). The device thus achieves a good Ion/Ioff ratio, which
is comparable with conventional MOSFETs (Fig. 2.2(b)). Nevertheless, the obtained SB-FETs
have to abandon the conduction of either electrons or holes in a single device. Therefore, the
functionality of the SB-FETs with a fixed polarity are still the same as conventional MOSFETs.
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Figure 2.2: (a) Schottky-barrier height engineering with dopant segregation technique, (b)
Improved n-type performance in SB-FET with dopant segregation, which is comparable to
conventional MOSFETs.
2.1.2 Functionality-Enhanced Transistors
As compared to SB-FETs, functionality-enhanced transistors efficiently utilize the inherent am-
bipolar conduction at Schottky junctions. Relying on the electrostatic trim of Schottky barriers,
the devices select the desired type of carriers with one gate. Moreover, the functionality-
enhanced transistors employ an additional gate to modulate the conduction of the carriers.
Thanks to the cooperation of both gates, the functionality-enhanced transistors can achieve
independent ontrol of he polarity and the conduction of the devices, and exhibit both n-type
and p-type characteristics in a single device.
Starting from this principle, functionality-enhanced transistors have been demonstrated with
different structures and channel materials. [72–81]. Fig. 2.3 shows some of them.
Heinzig et al. fabricate a functionality-enhanced transistor with silicon nanowire as the chan-
nel (Fig. 2.3(a)) [73]. Two top gates separately modulate the Schottky barriers at source and
drain. During the operation, one gate blocks the unwanted type of carriers, thus determining
the polarity of the device. The other gate modulates the tunneling of selected carriers through
the corresponding Schottky barrier, thus controlling the channel conduction.
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Our reprogrammable NW device is illustrated schematically
in Figure 1. The transistor core is a metal−semiconductor−
metal heterostructure along the length of a NW. Such axial NW
configurations have been studied previously as the active
components in field effect transistors5,7−10 and Coulomb
blockade devices.11 The heterostructure materials of choice
were NiSi2/intrinsic−Si/NiSi2 in an axial arrangement. These
were all embedded in a SiO2 shell. With thermally grown SiO2
as a gate dielectric, silicon exhibits comparatively low interface
trap densities,12 which is an important performance require-
ment for field effect devices. Moreover, the formation of metal
silicon alloys, i.e., transition-metal silicides, has been extensively
studied over the past decades.13 The motivation for using NiSi2
as source drain metal electrodes is two-fold. First, abrupt
heterojunctions to Si can be formed within the NW, exhibiting
a sharpness up to the atomic level.7,14 Second, NiSi2 Fermi level
aligns near the intrinsic Fermi level of Si.15 Upon formation of
the NiSi2/Si junction, a potential barrier, i.e., a Schottky barrier,
arises for both electron and hole injection across the contact
(0.66 eV for electrons, 0.46 eV for holes).16 The two Schottky
junctions at both ends of the NW are the key elements that
enable reconfigurability of our devices. In turn, the NW
heterostructure geometry is beneficial to improve the gate
control of the active region as the field of the gate is enhanced
at the metal tip end, exactly where the Schottky junction is
located. In contrast to conventional NW FETs, separate gates
are located at the two Schottky junctions. They are designated
to select p- or n-FET configuration with the program gate, gate
2, and to steer the injection with the control gate, gate 1
(Figures 1 and 2d).
For fabrication of the NW heterostructures, vapor−liquid−
solid (VLS) grown intrinsic silicon NWs with 25−37 nm
diameter and ⟨112⟩ crystal direction were employed. The NWs
were dispersed on SiO2-coated n-silicon substrates. Thermal
oxidation of the NWs was used to form a 10 nm thick SiO2
shell. At both NW ends, SiO2 is etched, and Ni reservoirs are
deposited. Upon annealing, Ni diffuses axially into the SiO2-
coated Si NW and transforms the Si regions into metallic,
single-crystalline NiSi2 NW segments (Figure 2a,b), as
described in ref 5. As a result, NiSi2/intrinsic−Si/NiSi2 NW
axial heterostructures surrounded by a SiO2 shell are formed.
The remaining Ni reservoirs are used to connect the NiSi2
source and drain regions. The locations of the NiSi2/Si
Schottky junctions are determined by scanning electron
microscopy (SEM) (Figure 2c). Subsequently, individual (Ti/
Al) metal gate electrodes are patterned on top of each Schottky
junction with electron beam lithography. Figure 2d shows a
finalized reprogrammable transistor structure with the individ-
ually addressable top gate electrodes. The resulting device of
Figure 2 has a reduced silicon core diameter of 20 nm with a
length of 680 nm, surrounded by the SiO2 shell.
The charge carrier transport in the fabricated nanoscaled
SBFET is provided by bending the energy bands in the active
region.17,18 Analyzing the dependence of carrier injection to
gate location with scanning gate microscopy (SGM) indicated
that the Schottky junctions and their adjacent Si regions are the
most sensitive parts for carrier injection.19 Further analysis of
the electrical behavior, with respect to different gating
geometries, showed that saturation currents comparable to
those of a single common backgate can be reached with
simultaneous operation of the separate top gates in Figure 2d
(more details in Supporting Information). The results imply
that the ungated region does not limit conductance and that
gating, just at the vicinity of the Schottky junctions, is sufficient
to control the current injection of holes and electrons.
Next, fine grain reconfigurable operation of our transistors, as
programmed by an electrical signal, is shown. The target
parameter for reconfiguration is FET polarity, i.e., switching
from p- to n-FET behavior. After considering various
independent top gate combinations, the most straightforward
approach was determined to be when one Schottky junction is
altered to block the undesired charge carrier type, while the
other junction controls the injection of the desired carriers into
the active region.
The results of the transistor depicted in Figure 2 are
summarized in Figure 3. The potential of the top gate on the
right-hand side, VG2, is set as the program bias, while the
potential at the left-hand electrode, VG1, is used to tune device
conductance. Figure 3 shows the measured electric character-
istics (a,c) and the corresponding schematic band diagrams (d).
In the first configuration, p-type FET behavior is
programmed by setting the program gate, VG2, to −3 V and
the drain source voltage, VD, to −1 V constant (Figure 3d left
column). Accordingly, the VG2 potential effectively blocks
electron injection at the drain electrode. The control gate, VG1,
Figure 1. Schematic of a reconfigurable silicon NW FET. NiSi2 NW
segments form source and drain Schottky junctions with Si. Gates 1
and 2 couple electrostatically with each Schottky junction
independently from each other. One gate is used to program the p-
or n-polarity, whereas the other one tunes the conductance through
the NW.
Figure 2. Nanowire heterostructure formation and SEM image of a
reconfigurable NW FET. (a) Schematic of axial Ni silicidation within
the SiO2 shell. (b) SEM of the formed interfaces of NiSi2, Si, and SiO2.
(c) SEM of NW FET prior to gate electrode patterning. The red
arrows indicate the location of the Schottky junctions. (d) Nanowire
FET with top gate electrodes, gates 1 and 2, overlapping the Schottky
junctions. The scale bar is 20 nm in (b) and 200 nm in (c,d).
Nano Letters Letter
dx.doi.org/10.1021/nl203094h | Nano Lett. 2012, 12, 119−124120
LIN et al.: HIGH-PERFORMANCE CNFET WITH TUNABLE POLARITIES 483
Fig. 3. Composite of the device layout of a dual-gate CNFET, showing the
SEM image of a CNFET with an Al middle gate underneath the nanotube [28].
The area between the Al gate and the source/drain is denoted as region A, and
the Al gate is denoted as region B.
for 1.5 h to form a thin layer of Al O . Both C–V and
ellipsometry measurements of the Al O layer indicate an oxide
thickness of approximately 4 nm, in agreement with the result re-
ported in [9]. Nanotubes produced by laser ablation [29] with an
averagediameterof 1.4nmarethenspunontothesubstratefrom
solution. Finally, source/drain contacts made of Ti are deposited
on thenanotube,eachwithaspacingof 200nm relative to theAl
gate. For the following discussions, the Al gate region is denoted
as region B, and the area between the Al gate nd the source/drain
contacts are denoted as regions A (see Fig. 3).
In our design, the Al gate is the primary gate tha g verns the
electrostatics and the switching of the nanotube bulk channel in
region B, while the SBs at the nanotube/meta contac s are co -
trolled by the Si back gate (substrate), which also prevents the
electrostatics in region A from being influenced by the Al gate.
It was previously observed that carrier injection at the contacts
may still be modulated by a middle gate due to fringing field
impacts [11], [27]. To verify that the SBs at the contacts are not
affected by the Al gate voltages in our design, Fig. 4 shows the
measured current as a function of Al gate voltage when
the Si back gate is kept floating. We find that our device
is always OFF with a low current in the noise level , in-
dependent of , indicating an insignificant impact of the
Al gate fields at the contact regions. The result in Fig. 4 implies
that our CNFET can operate as a bulk-switched transistor rather
than an SB CNFET since the switching using the Al gate does
not impact the contact SBs.
CNFETs with potential profiles similar to our device have
been previously fabricated by using one or more middle gates on
top of the nanotube [11], [22], [32]. In those CNFETs, the nan-
otube is sandwiched between the top gate(s) and the back gate,
and the back-gate field still contributes to the electrostatics in-
side the nanotube, resulting in a lower efficiency of the top gate
when the back gate is kept at any constant voltage.1 In contrast,
the nanotube potential of region B in our design is exclusively
1For example, the device studied in [32] has used 8-nm-thick HfO ( )
and 10-nm-thick SiO ( ) layers as the gate insulator for top and back
gates, respectively. In this geometry, the to gate efficiency is expected to be
approximately 86%
Fig. 4. Measured drain current as a function of Al gate voltage with
the Si back-gate floating.
determined by the Al gate because the Al metal layer screens
the field from the Si gate, giving rise to an ideal switching be-
havior. Another important advantage of our design is the pos-
sibility of introducing a well-defined chemical doping profile
along the nanotube to further tailor transistor characteristics (see
Section II-B), while no chemical doping profile can be easily in-
troduced in a completely top-gated CNFET.
A. Electrostatic Doping Effect
Here, we present electrical characteristics of our dual-gate
CNFETs at various gate voltage ( and ) configura-
tions. In particular, we utilize electrostatic doping effects in CN-
FETs to eliminate ambipolar characteristics in an SB CNFET
and to obtain a bulk-switched transistor possessing a tunable
polarity (n or p), steep subthreshold swing, excellent OFF-state
performance, and suppressed dependence.2 This is achieved
by a distinct n/i/n or p/i/p band profile in our dual-gate CNFET.
Fig. 5(a) shows the subthreshold swing of a dual-gate
CNFET at V when the two gate voltages are
equal . In this gate voltage configuration,
the device is essentially equivalent to a standard back-gated
CNFET, as shown in Fig. 1(a), and the switching behavior
is mainly determined by the SBs at the contacts, resulting in
the expected ambipolar behavior. In Fig. 5(a), the OFF current
is below our instrument sensitivity level (10 A).3 The
dual-gate CNFET possesses drastically different subthreshold
characteristics ( measured as a function of ) when the
Si gate voltage is kept constant. As shown in Fig. 5(b),
the same dual-gate CNFET exhibits clear p- and n-type unipolar
properties for V and V , respec-
tively. In Fig. 5(b), positive ( 0.6 V) and negative ( 0.6 V)
drain voltages are used for n- and p-type branches, respectively,
in order to illustrate regular n- and p-FET device operations.
2Electrostatic doping effects in carbon nanotubes have also been recently ex-
ploited to produce p-n junction diodes exhibiting current rectifying characteris-
tics [33].
3We have observed that some CNFET’s possess an OFF current much
smaller than others with a similar tube diameter, which cannot be explained
in the context of the SB model. This behavior, however, can be understood by
explicitly considering that nanotube segments are, in fact, located underneath
the metal contacts and that it is these tube segments that are responsible for
current injection into the gated part of the CNFET [34].
in other low-dimensional mat rials, including semiconducting
c bon nanotubes (CNTs).28,29 This asymmetry has been
attributed to the modulation of Schottky tunnel barrier30–32 or
unintentional doping by adsorbates.30,33 Our results indicate
that both effects are present in our devices since (a) we
observe a thickness dependent transition from ambipolar to
unipolar conduction, which we attribute to the thickness de-
pendent bandstructure of MoS2 affecting the Schottky contact
barrier height and (b) defect trap energy states due to adsor-
bates modify our transport properties, as we iscuss below.
To better unders and the cause of the asymmetry in our
MoS2 devic , w investigated differ nt work-function met-
als. We examined Ti, Mo, Cr, Ni, and P w th work func-
tions that range from 4.2 to 5.4 eV. In addition, w chos to
examine h-BN as an alternate substrate to SiO2 because it is
known to produce high mobility devices on graphene.34
Despi the wid ran e in values for the work function of
these metals, for flakes only a few layers thick, we observed
little change in the p-conduction, which remai ed negligible.
For flakes of moderate th ckness (15–20 m), on th other
ha d, we obs rved p-con uction for all the metal contacts,
which were comparable to each other and strongest for Mo
(20 nm) capped by Au 30 nm), the contacts us d for all the
devices presented in this paper. We di not observe signifi-
cant variation in the n-conduction. In a previous report,35 the
authors suggest that the chemical interaction between the
metal and MoS2, rather than the metal work function itself,
had a stronger influence on conduction in MoS2 (for Au and
Pd, two metals with similar work functions, only n-, or
p-type conduction, respectively, w re observed in 50 nm
thick MoS2 flakes). As comparison, fla es with a similar
thickness in our work, e.g., the 62 nm thick device in Fig. 1
(Mo contacts), show fully ambipolar conduction. These dif-
ferences may arise from, as mentioned in Ref. 35, actual
shifts in the Fermi level at the metal-MoS2 interface, which
in turn are influenced by trap states due to substrate defects
and adsorbates. This explanation is also consistent with an
improvement in the p-conduction, we observe in our study
for moderately thick flakes fabricated on h-BN flakes, e.g.,
the 18 nm thick device 0668 in Fig. 1, compared to those
placed directly on SiO2. This device is the only one among
all presented in this paper to be placed on h-BN (!50 nm
thick), and shows a p conduction strong enough to allow cre-
ating p-n junctions with rectifying I-V characteristics, as will
be discussed later. On the other hand, though similarly thick
MoS2 devices placed on SiO2 showed p conduction, it was
not strong enough to lead to significant rectification from p-n
junctions created in these devices. We therefore surmise that
substrate-induced impurities and adsorbates had played a
dominant role, perhaps by pinning the Fermi level at inter-
face states. In Fig. 1, we also observe that the minimum cur-
rent for thicker flakes is considerably higher than that of the
monolayer or bilayer device, which may imply that at distan-
ces far from the MoS2-dielectric interface, gate control of
the electrostatic potential and carrier modulation is not effec-
tive, and a residual carrier density contributes to the
drain-to-source current (IDS) irrespective of the gate voltage.
This results in a shunt resistance that becomes more pro-
nounced under illumination, as we discuss later in this text.
The ambipolar conduction in thicker flakes makes possi-
ble the formation of p-n junction diodes with appropriate
biases to the SG, as shown in Fig. 2(a). Here, the current-
voltage (IDS-VDS) characteristics from two devices are shown
(marker traces). For each device, the SG biases lie on either
side of the voltage at the minimum in the transfer curve, to
create a p-n doping profile across the channel. The creation
of p-n junctions is evident in the main plot with the observa-
tion of rectifying IDS-VDS characteristics, the characteristic
feature for any diode. The forward bias characteristics follow
an exponential dependence with voltage for several decades,
before being limited by a series resistance, which includes,
apart from the contact resistances, the resistances of the p
and n regions away from the p-n junction. To demonstrate
that our diodes are reconfigurable, we switch the biases used
on the SG in Fig. 2(a), to change the diode to an n-p doping
configuration. The resulting IDS-VDS characteristics are plot-
ted in Fig. 2(b), which are mirror images to the characteris-
tics seen in the p-n configuration.
The IDS-VDS curves in Figs. 2(a) and 2(b) follow the
Shockley p-n junction diode equation, after accounting for
the voltage drop across the series resistance and the effects
due to defect-mediated recombination and generation. We
use the following equation to analyze the devices:
IDS ¼ I0 eq VDS#IDSRSð Þ=gkBT # 1ð Þ; (1)
where I0 is the reverse saturation current, RS is the series re-
sistance, g is the diode ideality factor, q is the electron
charge, kB is the Boltzmann’s constant, and T is the tempera-
ture. By fitting the forward bias current in Fig. 2(a) to Eq.
(1), we extract I0, g, and RS; the best fits are shown as solid
lines. The ideality factor provides a measure of the electron-
hole recombination in the junction region; usually, g¼ 1
implies negligible recombination in the junction region,
whereas g¼ 2 signifies defect-mediated recombination in the
junction region. The relatively high values of g we extract
for the devices (1.6 for the 62 nm and 2.1 for the 18 nm flake)
indicate a significant electron-hole recombination from
defect levels. This is not unlike our previous observation
FIG. 1. Two-terminal electrical transfer characteristics of exfoliated MoS2
flakes: inset shows schematics of the device structure. Main plot shows the
D-S current as a function of the SG biases (equal to each other). For thicker
flakes, strong ambipolar conduction is observed, whereas the mono- and
bilayer devices show only n-type conduction.
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was 1.8 ! 1012 cm"2. On the other hand, after the top
gate was placed on the R-MoTe2 channel, the S factor
taken from the ID"Vtg curve was 1.3 V/decade, result-
ing in an interface charge density of 1.5 ! 1013 cm"2,
which is almost 1 order of magnitude lar er than that
in the back-gate interface. This large density of inter-
face charge is supposed to be the reason for the low
electronmobility in the top-gated device, even though
the top gate covers only 30% of the channel, as seen in
Figure 2a. For more improvement in the carrier mobi-
lity, we should replace low-quality evaporated SiO2
with other materials, such as high-k dielectrics, by
atomic layer deposition or hexagonal boron nitrides,
and this is an issue to address in the next step
of developments. These results demonstrate that
R-MoTe2 can function as both an n-FET and p-FET
Figure 2. (a) Optical micrograph of one of the fabricated top-gated transistors. (b) Schematic of the transistor structure with
themeasurement conﬁguration. (c) Schematic band diagram in the p-FETmodewith a positive back-gate bias.When the top-
gate bias, Vtg, exceeds the threshold voltage, Vth, the local band is raised to hinder hole transport. Here, φP denotes the
Sc ottky barrier for holes, and q is the elementary el ctric charge. The conduction band edge energy, EC, valence band edge
energy, EV, and band gap energy, EG, are also indicated. (d) Schematic banddiagram in the n-FETmode for VBG > 0.WhenVtg <
Vth, the local band is pushed down to induce the oﬀ state. H re, φN denotes the Schottky barrier for electrons. (e) Current on/off
operation in one of the fabricated devices in the p-FET mode. The ID values increased as the VBG value was changed from
0 to"5,"10,"20,"30, and"40 V. The source was grounded, and VD = 100 mV. (f) ID"Vtg characteristics of the device in the
n-FETmode. This is the same device as shown in (e). The ID values increased as VBG increased from 0 to 5, 10, 20, 30, and 40 V.
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The graphene inverter was fabricated and its functional-
ity was tested. The inverter consists of a graphene FET with
a four-terminal configuratio , as depicted in Fig. 2. A
graphene flake was first deposited by mechanical exfoliation
of highly oriented pyrolitic graphite on a highly doped p-type
Si substrate, covered with 100 nm of thermally grown SiO2.
The flake was identified as bilayer graphene by Raman
spectroscopy.15 After the conventional pho olithography pro-
cess, 10 nm Ti/50 nm Au metal stack was deposited using a
vacuum evaporator and lifted off as source and drain con-
tacts. The source-drain spaci g was 5 !m, and the mean
channel width was 4 !m. Next, the Ti/Au back-gate elec-
trode as formed on the back side of the substrate. Just after
the deposition, the back-gate FET showed p-type properties
with a field-effect obili y of about 1700 cm2 /V s, which
was estimated from the transconductance at the linear region.
All measurements d scribed in this letter were done at room
temperature and in the air. After a 50 nm Al2O3 insulation
layer was deposited by means of the atomic layer deposition
!ALD" techniqu a 300 °C using tri ethylaluminum and
water as precursors, 10 nm Ti/50 nm Au top gate was evapo-
rated on the Al2O3 layer and lifted off. Top-gate length was
1 !m. After the ALD deposition, the FET showed ambipolar
characteristics. Such polarity change has been observed in
some graphene transistors, covered with ALD-grown
insulat r,16 or nealed electrically.17 It is thought that the
shift is due to the removal of contamination adsorbed on the
graphene surface.17 Detail of the m hanism in our case is
now under investigation. Figure 3 shows the measured Id
−Vtg transfer characteristics with Vbg as a parameter, mea-
sur d using an Agilent 4156C semiconductor parameter ana-
lyzer. Vbg of nearly zero, the FET sho s ambipolar proper-
ties, whereas the top-gate FET is n-type at positive Vbg, and
p-type at negative Vbg in the measured Vtg range.
A common source inverter was constructed by connect-
ing the graphene FET to a 3 k" off-chip load resistor. The
transfer characteristics, also measured with 4156C, are
shown in Fig. 4. The slope of the transfer curve varies with
back-gate control voltage Vc. At Vc higher than #6 V, the
slope at input voltage of 0 V is negative. Otherwise, the slope
is positive. The transfer curve shows some drawbacks, such
as small voltage gain, a maximum of 0.020 at Vc=−15 V,
and a mismatch between input/output voltage level and con-
trol voltage level. These are due to the small t ansconduc-
tance, large drain conductance, and small back-gate capaci-
tance. We believe they can be solved by improving the
device structure and channel quality.
Furthermore, we propose a one-transistor digital phase
modulator for binary phase shift keying !BPSK" systems as a
possible application of the inverter. The BPSK or more so-
phisticated modulation schemes based on the phase modula-
tion concept are widely used as a modern standard in digital
wireless communication systems, such as mobile phones,
digital television broadcasting, wireless local area networks,
and so on. The configuration of our modulator is shown in
Fig. 5!a". Bi ary digital data Vdata and sinusoidal carrier
wave Vsin are added into the back-gate control terminal and
the top-gate input terminal, respectively. The output Vout is
inverted or not inverted according to the level of digital input
to the control terminal. Since inversion means a phase shift
FIG. 2. !Color online" Schematic structure of a four-ter inal graphene FET
with both a top gate and a back gate.
FIG. 3. !Color online" The m asured drain current—top-gate voltage char-
acteristics of the fabricated four-terminal graphene FET at room tempera-
ture, varying back-gate voltage Vbg as a parameter. The drain voltage is
0.8 V.
FIG. 4. !Color online" The measured dc voltage transfer characteristics of
the fabricated polarity-controllable inverter at room temperature, varying
back-gate control voltage Vc as a parameter. The dc supply voltage is 1.2 V.
FIG. 5. !a" Circuit configuration to test the function of the BPSK modulator.
Binary digital data Vdata and carrier wave Vsin are added into two input
terminals. !b" The input/output waveforms at 30 kHz. The dc supply voltage
is 2.0 V. Output signal is ac coupled. Phase $ of output Vout switches be-
tween two states, $=0 and $=%, according to the level of the digital input.
The inverter acts correctly as a BPSK modulator.
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Figure 2.3: P la ity-contr llable transis ors built with different device structures and mat rials:
(a) single silicon nanowire with two top gates [73], (b) MoS2 channel with two buried gates [74],
(c) vertically-stacked silicon n nowires wit double gate-all-around gates [72], (d) graphene
with a t p gate and a b ck g te [78], (e) carbon nanotube with top gate and a back gate [79],
(f) α-MoTe2 with a top gate and a back gate [80].
Sutar et al. use MoS2 as the cha nel materi l as h wn in Fig. 2.3(b) [74] . The device also has
two independ nt gates and consequently imilar peration as in Fig. 2.3(a), but the gates are
buried in th xide.
De March et al. present a functio ality-e hanced devic bas d on vertically-stacked silicon
nanowires (Fig. 2.3(c)) [72]. The channel is c ntrolled by three gate-all-around structures .
Two gate structures close to source and drain are con c ed t modulate t e Sc ottky barriers.
Therefore, this gate selects the desired carrier type, and is called Polar ty Gat (PG). T e Control
Gate (CG) modulat s a potential barrier i the middle of the c annel, which consequently
controls the chann l conduction.
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2.1. Functionality-Enhanced Transistors
In Fig. 2.3(d), (e) and (f), the devices feature a top gate controlling the channel conduction, and
a back gate modulating the Schottky barriers. The operation of these three devices are similar
to the device in Fig. 2.3(c). However, these devices are built with different channel materials.
Lin et al. use carbon nanotube as the channel materials, while 2-D materials graphene and
α-MoTe2 are applied in the work of Harada et al. and Nakaharai et al. [78–82].
The similarities and the differences between these devices are further discussed as follows:
• Similarities:
1. They all employ metallic S/D contacts with semiconductor channel. Therefore, the
operation of the devices is based on the carrier transport at the Schottky barriers.
2. The devices all use two separate gates to independently control the polarity of the
device and the channel conduction.
• Differences:
1. Material:
Different semiconductor materials are applied to these devices as the channel. Fig.
2.3(a) and (c) both use silicon nanowires. In (a), the channel is made by a single
nanowire, while (c) consists of vertically-stacked nanowires; (e) is based on carbon
nanotube; (b), (d) and (f) exploit 2-D materials, including MoS2, graphene, and
α-MoTe2.
2. Number of gated regions:
Each channel of the devices can be divided into several gated regions from source
to drain. Although these devices all have two gates for independent control, the
number of gated regions in each device can be different.
For example, Fig. 2.3(a) and (b) have two gated regions. Each gate controls a
Schottky barrier. While (c), (d), (e), (f) all have three gated regions. The two
gated regions close to S/D are controlled by a common gate, which modulates
both Schottky barriers. The other gate at the middle of the channel controls the
conduction of the carriers in the channel.
3. Placement of Gates:
These devices place the gates in different ways. In Fig. 2.3(a), two top gates are
placed on the nanowires, while (b) buries the two gates underneath the MoS2
channel. In (c), the two gates are both made with gate-all-around structures. (d),
(e) and (f) all build the devices with a top gate and a back gate connected from the
substrate.
From the perspective of fabrication, the functionality-enhanced transistors exploit a dopant-
free process by replacing heavily doped S/D in CMOS technology with metal. The use of
metallic S/D helps to fabricate ultra-shallow S/D junctions with a low resistance [83]. In
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addition, the dopant-free process may eliminate the ion implantation and reduce the variation
due to random dopant fluctuation in nano-scale devices [84, 85].
More importantly, the polarity controllability can be utilized to implement new logic architec-
tures in a compact form [86–89]. In particular, the polarity-controllable FETs can efficiently
implement both NAND-based and XOR-based functions with the enhanced logic function-
alities [54, 86, 90]. Therefore, the application of polarity-controllable FETs can promote the
design of more efficient logic circuits, which will be discussed in details in Chapter 3.
2.2 Structure of Multiple-Independent-Gate FETs
Functionality-enhanced transistors introduced before are fabricated with different channel
materials and gate structures. In this thesis, we consider that:
1. Compared to new materials such as carbon nanotube or MoS2, silicon is preferred as the
channel material in this study because of the mature technology for device fabrication
and large-scale integration. The mature technology can enhance the yield of high-
quality devices and circuits during the complex fabrication steps, including etching,
oxidation, and Schottky-barrier formation, etc..
2. Compared to the bulk structure, the use of the silicon nanowire or fin-shaped channel is
best suited for excellent electrostatic control, which is considered as a primary require-
ment for deeply scaled devices, especially when the channel length shrinks to below 20
nm [36, 38, 39].
3. When employing the device structure with a top gate and a back gate, it is difficult to
independently control each device on the substrate. In contrast, the structure with
independent top gates provides independent control of each device from the top, thus
enabling the circuit-level fabrication with the proposed devices.
4. Moreover, the multiple-gate structure can enhance the degree of freedom and range of
functionalities in one transistor by independently controlling each Schottky barrier and
the conduction of the channel.
Finally, this thesis proposes the multiple-independent-gate field-effect transistors through the
investigation of different materials and structures. Silicon nanowire and fin-shaped channel
are applied to this device concept based on the above considerations.
The conceptual sketches of two representatives of the multiple-independent-gate SiNWFET
and FinFET are shown in Fig. 2.4. In Fig. 2.4(a), vertically-stacked silicon nanowires are con-
fined within the source and drain pillars. The channels are surrounded by three independent
gates, named Polarity Gate at Source (PGS), Control Gate (CG) and Polarity Gate at Drain (PGD ).
Nickel silicide is used as S/D material to form Schottky junctions with the silicon channel.
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(b)
Figure 2.4: Structure of (a) three-independent-gate SiNWFET and (b) dual-independent-gate
silicon FinFET.
Therefore, PGS and PGD in the structures modulate the Schottky barriers at the source and
drain contacts, while CG controls the current flow through the channel.
Fig. 2.4(b) shows a dual-independent-gate silicon FinFET. As compared to the device in
Fig. 2.4(a), PGS and PGD in this device are connected together to bias the Schottky barriers.
Therefore, the connected polarity-gates are renamed as Schottky Barrier Bias (SBB), and the
control gate is simply called Gate (G). Note that, the dual-independent-gate structure is a
simplified multiple-independent-gate structure, which can be directly obtained by connecting
PGS and PGD in the layout design.
The three-independent-gate SiNWFET in Fig. 2.4(a) will be used to discuss the dual-threshold-
voltage characteristics and design in Chapter 3, and the dual-independent-gate FinFET in Fig.
2.4(b) will be used to demonstrate the steep-subthreshold-slope operation in Chapter 4.
2.3 Device Fabrication
In order to experimentally demonstrate the multiple-independent-gate SiNWFETs and Fin-
FETs, a process flow is developed and completely implemented at the facilities in the Center
of MicroNanoTechnlogy (CMi) of EPFL. In this section, we show the process flow and runcard
of the fabrication of three-independent-gate SiNWFETs and FinFET. Devices with dual inde-
pendent gates can be fabricated with the same process by connecting the two polarity gates in
the layout design.
First, a lightly p-type boron doped (∼ 1015/cm3) SOI 100 mm wafer with a 340 nm thick silicon
device layer is used as the substrate. The thickness of the Buried Oxide (BOX) is 2µm. The
crystal orientation of the SOI layer is (100), and the resistivity of the SOI layer is between
8.5Ω · cm to 11.5Ω · cm.
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The desired critical feature size of the devices is around 50 nm, which is the diameter of
nanowires and thickness of fins. In order to write such small patterns, the Vistec EBPG5000
electron-beam lithography system is used, which is capable of writing <10 nm features and
placing structures on a substrate with an accuracy of less than 20 nm [91].
The fabrication of the devices is implemented with a CMOS-compatible top-down approach,
which is suitable for circuit fabrication and large-scale integration. The process consists of
six main steps, i.e., the fabrication of (1) alignment markers, (2) channel, (3) polarity gates,
(4) control gate, (5) nitride spacers, and finally (6) nickel silicide. The detailed process flow is
introduced below.
(1) Alignment markers: In order to perform the good alignment between the different
masks used in the following steps, alignment markers are first fabricated on the wafer.
The makers are defined as 20µm×20µm squares using e-beam lithography. Then, the
340 nm SOI layer is completely etched through with plasma dry etching, followed by
a BHF etching of the 2µm buried oxide. After etching through the buried oxide, the
silicon substrate is continuously etched by ∼ 1.2µm using plasma etching. Finally, the
markers with a depth of around∼ 3.5µm are obtained to provide enough contrast for the
following alignment operation. Fig. 2.5 sketches the cross-section of the SOI wafer and
the finally obtained alignment maker. Table 2.1 lists the process runcard for fabricating
the alignment markers.
Table 2.1: Process for fabricating alignment markers
Step Description Equipment Program/Parameters Target
1.1 Sub. dehydratation Z7 / hot plate 180°C 5 min
1.2 ZEP coating Z7 / spin coater ZEP 100%, 2000rpm 550 nm
1.3 ZEP baking Z7 / hot plate 180°C 5 min
1.4 Exposure Z7 / Vistec EBPG5000 Mark, 220 µC/cm2 /
1.5 Development Z7 / wetbench n-amyl-acetate 2 min
1.6 Substrate rinsing Z7 / wetbench 90:10 MiBK:IPA 1 min
1.7 SOI layer etching Z2 / AMS 200 Si_opto, 1 min 0.34 µm
1.8 BOX layer etching Z2 / Plade oxide BHF 2nd bath, 35 min 2 µm
1.9 Substrate etching Z2 / AMS 200 Si_opto, 1 min 1.2 µm
1.10 ZEP removal Z2 / Oxford O2 20 min
1.11 Piranha cleaning Z2 / Piranha / /
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BOX
p-Si
Substrate
340 nm
2 μm BOX
p-Si
Substrate
3.5 μm BOX
p-Si
(a) (b)
20 μm
Figure 2.5: (a) Cross-section of the SOI wafer with 340 nm silicon device layer and 2µm buried
oxide, (b) Dimensions of the fabricated alignment markers.
(2) Channel fabrication (silicon nanowires and fins):
The processes of fabricating silicon nanowires and fins are introduced separately.
(2.1) Silicon nanowires: First, the nanowires and the S/D regions are defined using
e-beam lithography (Fig. 2.6(a)). The length and the diameter of the defined
nanowires are 350 nm and 50 nm, respectively. Then, vertically-stacked nanowires
are formed in a top-down fashion, using a single Deep Reactive Ion Etching (DRIE)
process step (i.e., Bosch process) [72, 92]. This DRIE process is illustrated in Fig.
2.6(b)-(f) [93]. A silicon dry etching with SF6 plasma is interleaved with a C4F8
plasma induced passivation. These two steps are cycled a number of times, thus
creating a number of vertically-stacked nanowires under the protection of photo
resist. By co-optimizing the etching rate and the number of etching cycles, four
nanowires are finally obtained in the 340 nm silicon layer as shown in Fig. 2.7(a).
Table 2.2: Process for fabricating vertically-stacked silicon nanowires
Step Description Equipment Program/Parameters Target
2.1 Sub. dehydratation Z7 / hot plate 180°C 5 min
2.2 HSQ coating Z7 / spin coater HSQ 2%, 3500rpm 50 nm
2.3 Exposure Z7 / Vistec EBPG5000 NW, 900-1300 µC/cm2 /
2.4 Development Z7 / wetbench MF_CD_26, then rinse 2 min
2.5 Substrate Rinsing Z7 / wetbench DI water rinse until R> 15Mohms
2.6 NW formation Z2 / AMS 200 MM_SOI_ACCU 4 cycles
2.7 HSQ removal Z2 / Plade oxide BHF, Bath 1 20 sec
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DE MARCHI et al.: TOP–DOWN FABRICATION OF GATE-ALL-AROUND VERTICALLY STACKED SILICON NANOWIRE FETS 1031
TABLE I
STATE-OF-THE-ART FOR NANOWIRE / NANOTUBE DEVICES WITH FULL / PARTIAL POLARITY CONTROL BY MEANS OF A POLARITY GATE
Ref. Device Type Approach Device length Wire
diameter
Vpg range V c g range Ion /Ioff Subthreshold Slope
[12] Single SiNWFET,
Ω-gate (CG),
Substrate (BG)
Bottom–up 500 nm (gate) 40 – 100 nm −15 V (p-type)
−5 V (OFF)
−2 – 2V ≈107 (p-type) ≈140 mV/dec
(p-type)
[26] Single SiNWFET,
Ω-gate (CG),
Substrate (BG)
Top–down 28 µm (channel)
2 µm (gate)
60 nm −10 V – 10 V −4V
(p-type) 4V
(n-type)
≈106 (n-type)
≈104 (p-type)
≈80 mV/dec
(n-type) >2000
mV/dec (p-type)
[27] Single SiNWFET,
Ω-gate (CG), Ω-gate
(BG)
Bottom–up ≈1µm
(channel)
220 nm (gate
regions)
20 nm Vp g =2 V, Vd =2 V
(n-type) Vp g =−2 V,
Vd =−2 V (p-type)
−2 – 2V ≈107 (n-type)
≈109 (p-type)
≈150 mV/dec
(n-type) ≈150
mV/dec (p-type)
[14] Single CNTFET,
Ω-gate (CG),
Substrate (BG)
Bottom–up 300 nm
(channel)
≈1.4 nm Vp g =1.6 V,
Vd =0.6 V (n-type)
Vp g =−2 V,
Vd =−0.6 V (p-type)
−2 – 2V ≈103 (n-type)
≈104 (p-type)
≈63 mV/dec
(p-type)
This
study
Stacked SiNWs,
GAA (CG), GAA
(BG)
Top–down 400 nm
(channel)
100 nm (gate
regions)
20 – 30 nm −1V – 4V (n-type)
−4V – 0V (p-type)
−1 – 4V ≈107 (n-type)
≈106 (p-type)
≈70 mV/dec
(n-branch) ≈64
mV/dec (p-branch)
Our device shows a high level of symmetry between n and p operation in terms of SS , Io n /Io f f and input voltages, combined with a top–down fabrication approach enabling
large-scale integration.
with only four transistors instead of the eight transistors required
in the CMOS implementation.
An additional note concerns the fine tuning of device channel
width in these novel devices (based on fin or nanowire struc-
tures), which is more challenging than in bulk MOSFET tech-
nologies. For example, in commercial FinFETs, two full fins
have to be employed to obtain a W = 2 device. As further
explained in Section V-B, DG-FET devices enable shorter pull-
up(down) network transistor series in the case of binate functions
(e.g., XOR), thus further reducing the need of large transistor
sizing. Moreover, technology tuning to obtain symmetric p- and
n-type characteristics in the same device is also beneficial to the
width sizing constraint, producing logic gates with symmetrical
output characteristics even when using the same geometrical
transistor sizing in pull-up(down) networks.
III. DEVICE STRUCTURE AND FABRICATION
Fig. 1(a) shows the conceptual structure of the fabricated de-
vices. A vertical stack of horizontal nanowires is first fabricated
by dry etching of an SOI device layer (shown in green in the fig-
ure). These nanowire stacks are sustained by two silicon pillars
at the two extremities. The nanowire stacks can be built in a reg-
ular and compact fashion by sharing pillars between adjacent
transistors (see Section III-B). Note that the presence of two
gate contacts along for each device may increase circuit routing
complexity. As described in [11], however, this back-to-back
transistor structure effectively minimizes routing congestion in
complex logic cells. As described in the next section, GAA
polarity and control gates (respectively, violet and red in the
Fig. 1) are then added to the structure. Finally, nickel is intruded
by controlled thermal annealing in the source and drain pillar
structures in order to form SBs partially overlapping the side PG
regions. In order to enable large scale integration of the devices,
the process flow is fully implemented in a top–down fashion,
using three e-beam lithography steps.
Fig. 3. DRIE applied to nanowire fabrication. (a) Photoresist (PR) mask is
applied on crystalline silicon; (b) physical/chemical SF6 etching is applied,
creating an undercut below the mask pattern; (c) conformal thin passivation is
applied using C4F8 gas; (d) vertically accessible surface passivation is readily
removed by the partly anisotropic SF6 etching; (e) finally, a new undercut is
produced by chemical etching by the SF6 , leading to (f) new nanowire.
A. Nanowire Fabrication
The nanowires were fabricated in a top–down fashion, ex-
ploiting a single adapted deep reactive ion etching (DRIE) pro-
cessing step [28], [29] to form the device channels. Originally
developed to produce high aspect ratio vertical structures, the
DRIE process provides a fast and ULSI compatible method to
fabricate nanowire stacks. The process is illustrated in Fig. 3. A
Si dry etching step (SF6 plasma) is interleaved with a passiva-
tion step (C4F8 plasma). These two steps are cycled a number
of times, ultimately creating a number of horizontal grooves
reproducing a photoresist pattern. If the pattern consists of a
thin line, around 50÷ 100 nm in width, the grooves descend-
ing from the two sides of the pattern meet, and a vertical stack
Figure 2.6: DRIE (Bosch) process applied to the fabrication of vertically-stacked sil con
nanowires. (a) The di meter and the lengt of the nanowires are defined with photoresist
mask on silico ; (b) physical/chemical SF6 etching is applied, creating an undercut below the
mask attern; (c) C4F8 plasma forms conform l thin passivation on the structure; (d) SF6 is
applied again, (e) v rtical accessible surface pass vation is re dily removed by the partly
anisotropic SF6 etc ing; (f) finally, a new undercut is produced by chemical etching by the
SF6, leading to a new nanowire. [93]
The typical vertical spacing between the nanowires is 40 nm. Table 2.2 lists the
process runcard for fabricating the vertically-stacked silicon nanowires.
(2.2) Silicon fin: After defining the length and the width of the fin as well as the S/D
region, a vertic l dry etching of silicon is applied to the SOI layer. Table 2.3 lists
the detailed process for fabricating the silicon fins. Fig. 2.7(b) shows a fabricated
fin-shaped channel with a length of 800 nm and a width of 50 nm.
(3) Polarity gates: The necessary piranha cleaning and RCA cleaning steps are first per-
formed [94, 95]. Then, a 15 nm SiO2 gate dielectric is formed with high-temperature
oxidation process, and 50 nm polycrystalline silicon layer is eposited.
To fabricate SiNWFETs, two Gate-All-Around (GAA) structures with a length of 120 nm
are patterned on the 380 nm long silicon nanowires.
To fabricate FinFETs with a fin-shaped channel of 800 nm long, two structures covering
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Table 2.3: Process for fabricating silicon fins
Step Description Equipment Program/Parameters Target
2.1 Sub. dehydratation Z7 / hot plate 180°C 5 min
2.2 ZEP coating Z7 / spin coater ZEP 100%, 2000rpm 550 nm
2.3 ZEP baking Z7 / hot plate 180°C 5 min
2.4 Exposure Z7 / Vistec EBPG5000 Fin, 185-255 µC/cm2 /
2.5 Development Z7 / wetbench n-amyl-acetate 2 min
2.6 Substrate rinsing Z7 / wetbench 90:10 MiBK:IPA 1 min
2.7 Fin formation Z2 / AMS 200 Si_opto_slow, 40 sec 0.34 µm
2.8 ZEP removal Z2 / Oxford O2 20 min
200 nm
Fin
(a) (b)
Figure 2.7: (a) Fabricated four vertically-stacked silicon nanowires confined within supporting
pillars, (b) fabricated silicon fin-shaped channel.
the top and the sidewalls of the fin are patterned with a length of 200 nm.
The unwanted polysilicon is removed by the Bosch process similar to the one used in
the fabrication of nanowires. As shown in Fig. 2.8, the Bosch process can completely
remove the polysilicon between the two gate structures, therefore guaranteeing a good
isolation and consequently a low leakage current between PGS and PGD .
Table 2.4 lists the process for fabricating the polarity gates.
(4) Control gate: A second 15 nm gate oxidation and 50 nm polycrystalline silicon de-
position are performed following necessary cleaning steps. Considering the silicon
consumed during oxidation, the resulting diameter of nanowires and the width of the
fin are around 30∼40 nm. Then, CG is patterned in a self-aligned way.
Fig. 2.9 shows the cross-section of the vertically-stacked nanowires, the PG and the CG,
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Table 2.4: Process for fabricating polarity gates
Step Description Equipment Program/Parameters Target
3.1 Piranha cleaning Z2 / Piranha / /
3.2 RCA2 only Z3 / RCA wetbench / /
3.3 Gate oxidation Z3 / Centrotherm gox 15 nm
3.4 LPCVD Polysilicon Z3 / Centrotherm poly 50 nm
3.5 Sub. dehydratation Z7 / hot plate 180°C 5 min
3.6 ZEP coating Z7 / spin coater ZEP 100%, 2000rpm 550 nm
3.7 ZEP baking Z7 / hot plate 180°C 5 min
3.8 Exposure Z7 / Vistec EBPG5000 PG, 200- 220 µC/cm2 /
3.9 Development Z7 / wetbench n-amyl-acetate 2 min
3.10 Substrate rinsing Z7 / wetbench 90:10 MiBK:IPA 1 min
3.11 Native oxide etching Z2 / AMS 200 SiO2_PR_1:1 3 sec
3.12 Polysilicon etching Z2 / AMS 200 MM_NW_REL 25 sec
3.13 ZEP removal Z2 / Oxford O2 20 min
200 nm
PGS PGD
Source Drain
Figure 2.8: Fabricated polarity gates in the multiple-independent-gate FinFET.
while Fig. 2.10 shows the fabricated gates on a fin-shaped channel. From both images,
we can identify the overlaps between PG and CG, which are produced in the self-aligned
CG patterning. These overlaps ensure that the silicon channel is completely covered
by the gates in both SiNWFETs and FinFETs. The obtained structure not only provides
good electrostatic control over the entire channel, but also protects the channel from
the following silicidation.
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Figure 2.9: Cross-sectional view of the vertically-stacked nanowires, PG and CG.
200 nm
Source Drain
PGS PGD
CG
Figure 2.10: Tilted top view of the fabricated polarity gates and CG on a fin-shaped channel.
Table 2.5 lists the runcard for fabricating the control gate. Note that, in the current
fabrication setup, the thick gate oxide is used to maximize the fabrication yield within
our academic clean room facility by guaranteeing the correct connectivity and reduce
the risk of gate leakage. Nevertheless, no physical constraints limit gate oxide scaling in
this device with state-of-the-art high-κ dielectric stacks directly implementable in the
fabrication process.
(5) Spacer: After the formation of PG and CG, 5 nm SiO2 and 20 nm low-stress silicon
nitride are formed on top of the whole structure. Then, an anisotropic etching of silicon
nitride is performed to obtain spacers at the edges of the steps. The principle of the
formation of spacers is illustrated in Fig. 2.11, and the fabricated spacers in a multiple-
independent-gate FinFET are shown in Fig. 2.12. The spacers are used as the isolation
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Table 2.5: Process for fabricating control gate
Step Description Equipment Program/Parameters Target
4.1 Piranha cleaning Z2 / Piranha / /
4.2 RCA2 only Z3 / RCA wetbench / /
4.3 Gate oxidation Z3 / Centrotherm gox 15 nm
4.4 LPCVD Polysilicon Z3 / Centrotherm poly 50 nm
4.5 Sub. dehydratation Z7 / hot plate 180°C 5 min
4.6 ZEP coating Z7 / spin coater ZEP 100%, 2000rpm 550 nm
4.7 ZEP baking Z7 / hot plate 180°C 5 min
4.8 Exposure Z7 / Vistec EBPG5000 CG, 200- 220 µC/cm2 /
4.9 Development Z7 / wetbench n-amyl-acetate 2 min
4.10 Substrate rinsing Z7 / wetbench 90:10 MiBK:IPA 1 min
4.11 Native oxide etching Z2 / AMS 200 SiO2_PR_1:1 3 sec
4.12 Polysilicon etching Z2 / AMS 200 MM_NW_REL 25 sec
4.13 ZEP removal Z2 / Oxford O2 20 min
between source/drain and the gates during the following silicidation in order to avoid
short circuits between different structures.
Table 2.6 lists the process runcard for fabricating the spacers.
Anisotropic Etching
Spacer
Silicon Nitride
(a) (b)
Si Si
Figure 2.11: Principle of the formation of spacers. (a) Anisotropic etching of deposited silicon
nitride over a silicon step, (b) Spacers obtained at the edges after the anisotropic etching.
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Spacer
200 nm
Spacer
PGS PGD
Source Drain
CG
Figure 2.12: Fabrication of spacers in the multiple-independent-gate FinFET. The spacers
form necessary isolation between S/D and PG, as well as between PG and CG.
Table 2.6: Process for fabricating spacers
Step Description Equipment Program/Parameters Target
5.1 Piranha cleaning Z2 / Piranha / /
5.2 RCA2 only Z3 / RCA wet bench / /
5.3 Dry oxide Z3 / Centrotherm dox 5 nm
5.4 Low stress nitride Z3 / Centrotherm lsnt 20 nm
5.5 Spacer etching Z2 / AMS200 SiO2_PR_1:1 8 sec
(6) Silicide: The wafer is first cleaned with oxygen plasma and BHF solution to obtain
a high-quality surface for silicidation. Directly following the cleaning process, a 20
nm nickel layer is deposited with sputtering. Compared to the evaporation method,
sputtering supports an in-situ cleaning and also increases the layer uniformity and
adhesion to the substrate [96]. Then, the nickel layer is subsequently annealed to form
nickel silicide. The annealing is performed in forming gas with a step-like process: 20
minutes at 200◦C , then 20 minutes at 300◦C , then 20 minutes at 400◦C . Finally, the
unreacted nickel is removed in a hot piranha solution (4:1 mixture of 96% H2SO4 and
30% H2O2). The detailed process of the silicidation step is listed in Table 2.7.
The silicidation step creates Schottky junctions at source and drain with the silicon
channel. At the same time, the nickel silicide is also formed on the polycrystalline
silicon gates to reduce the resistance of the gate contacts. By controlling the annealing
temperature and duration, Ni1Si1 is selected among different phase of nickel silicide
[72, 97]. The Ni1Si1 phase is preferred because of its near mid-gap workfunction with
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Table 2.7: Process of silicidation
Step Description Equipment Program/Parameters Target
6.1 Plasma O2 clean Z2 / Oxford O2 5 min
6.2 Native oxide removal Z2 / Plade oxide BHF, 2nd bath 20 sec
6.3 Nickel sputtering Z11 / DP650 RT_Ni_E_Unif, 1 min 20 nm
6.4 Annealing Z3 / Centrotherm N2 + 5%H2 @(200°C +
300°C + 400°C)
20 min+
20 min+
20 min
6.5 Piranha nickel etch Z14 / Acid wetbench 160 ml H2SO4 + 40 ml
H2O2
5 min
respect to silicon (∼4.8 eV) and low resistivity, further providing low interface defects at
the junctions [93, 98, 99].
Fig. 2.13 shows the Scanning Electron Microscopy (SEM) image of the final structures of the
fabricated multiple-independent-gate SiNWFET and FinFET.
PGS PGD
CG
Source Drain
200 nm
(a) (b)
Figure 2.13: SEM images of the fabricated (a) multiple-independent-gate SiNWFET and (b)
multiple-independent-gate silicon FinFET.
Note that, the device may be more aggressively scaled without any fundamental limitations
coming from the device physics. Specifically, the gate-all-around and fin-shaped channel
geometries are best suited for strong suppression of short channel effects. In addition, the
absence of abrupt doping profiles in the channel relaxes constraints on doping levels down to
the technology nodes at 22 nm and beyond [100].
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2.4 Chapter Summary
Functionality-enhanced transistors have been demonstrated with different channel materials
and different gate structures. The enhanced functionality is achieved by a polarity control
through independently modulating the carrier transport at Schottky barriers and in the chan-
nel of the devices. Based on this principle, multiple-independent-gate silicon nanowire FETs
and FinFETs are proposed. The structures of the proposed devices are suitable for device fab-
rication and large-scale integration. A process flow for fabricating the devices in a top-down
approach is introduced step by step. In addition to polarity control, the multiple-independent-
gate structure can further enhance the functionality of the devices, which will be discussed in
following chapters.
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3 Dual-Threshold-Voltage
Characteristics and Design
This chapter exploits the capability of multiple-independent-gate FETs in the general field of
multi-VT design. It shows the dual-VT characteristics of the devices, as well as circuit design
opportunities and physical design method. Sec. 3.1 briefly reviews the multi-VT technologies
in CMOS. Sec. 3.2 discusses the dual-VT operation of the multiple-independent-gate FETs.
The device characterization is presented in Sec. 3.3 followed by discussion on the dual-VT
operation in Sec. 3.4. Then, the circuit design opportunities and physical design method are
shown in Secs. 3.5 and 3.6. Finally, the chapter is summarized in Sec. 3.7.
3.1 Multi-Threshold-Voltage Technologies
As discussed in Sec. 1.1.2, for a given technology node, devices with low VT normally show
larger Ion but also much larger Ioff when compared to high-VT devices. For example, the drive
current of low-VT devices is∼ 1.4× larger than in high-VT devices, but Ioff is also∼ 100× higher
with Intel’s 32 nm technology [101].
Therefore, in multi-VT design, low-VT devices with larger Ion are used in the critical paths to
reduce delay and meet timing constraints. In non-critical paths, leakage power consumption
becomes the main constraint. Then, high-VT devices with lower Ioff are preferred. The mix
of different threshold voltages is a common technique to reduce the overall leakage power
consumption, without degrading the performance of circuits [59].
3.1.1 Threshold Voltage in MOSFETs
In CMOS technology, in order to obtain devices with different threshold voltages, the knowl-
edge on the relationship between VT and structural parameters of MOSFETs is first needed.
Eq. (3.1) gives the VT in a n-type MOSFET with a sufficiently long channel (i.e., L Àλ) [10]:
VT,long =VF B +2φF +
√
2²siqNA(2φF −VBS)
Cox
(3.1)
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where ²si is the dielectric constant of silicon, NA is the doping concentration of the channel,
VBS is the bias between the body and the source, and Cox = ²ox/tox is the oxide capacitance in
unit area with ²ox and tox the dielectric constant and the thickness of gate oxide, respectively.
In addition, the flat-band voltage VF B and the Fermi potential φF can be written as:
VF B =φms−
Q f
Cox
(3.2)
φF = kT
q
ln
NA
ni
(3.3)
where φms is the workfunction difference between the gate material and the semiconductor,
Q f is the fixed charge in the oxide, and ni is the intrinsic carrier density.
With the continuous scaling down, the long-channel VT in (3.1) is not accurate any more. Due
to the SCE and DIBL, the VT gradually decreases with shorter channel. The finally obtained
VT in short channel devices can be expressed as [102]:
VT =VT,long−2.0 ·E I ·φd −2.5 ·E I ·VDS (3.4)
where φd is the built-in voltage at the source-channel junction, VDS is the drain-to-source
bias, and the Electrostatic Integrity (E I ) is given by:
E I ≡
(
1+
x2j
L2
)
tox
L
tdep
L
(3.5)
with x j the junction extension depth, tdep the depletion depth in the channel, and L the
channel length. In (3.4), the second and the third terms at the right-hand side stand for the VT
reduction due to SCE and DIBL, respectively.
3.1.2 Process Engineering
It is observed from (3.1) that devices with different threshold voltages can be obtained in
different ways. A straightforward method is the use of different gate materials to tune the gate
workfunction, thereby modifying the threshold voltage of the device [103, 104]. For example,
Fig. 3.1(a) shows the dual metal gate CMOS with Ta/Mo diffusion technology for multi-VT
applications. Ta diffuses into the underlying Mo layer and piles up at the metal/dielectric
interface. By annealing at proper condition, it reduces the gate workfunction [103]. Therefore,
the Ta/Mo gate decreases the VT of NMOS and oppositely increases the VT of PMOS as shown
in Fig. 3.1(b).
Another efficient way to tune VT is provided by (3.4), which explains the "VT roll-off" with
shorter channel. For instance, Intel’s 32 nm technology uses 4 nm longer gate length to
obtain ∼ 0.1V higher VT . Together with low-damage implants and junction grading, the
subthreshold leakage of high-VT devices is reduced by 2 orders of magnitude as compared to
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Figure 3.1: (a) Dual metal gate CMOS with Ta/Mo diffusion technology for multi-VT applica-
tions, (b) VT values in each type of devices [103].
low-VT devices [101].
Similar as tuning the gate oxide thickness and channel doping concentration to modify VT ,
these methods require extra process steps, which eventually lengthen the design time, in-
creases fabrication complexity, and may reduce yield [60].
3.1.3 Body Biasing
Through the examination of (3.1), it is found that the threshold voltage of a device can also be
modulated by separately biasing its source and body terminals, i.e., changing VBS . A Forward
Body Bias (FBB) reduces VT , while a Reverse Body Bias (RBB) increases VT . By utilizing this
body effect of MOSFETs, Adaptive Body Biasing (ABB) is thereby proposed to achieve multi-VT
design [105, 106].
In bulk CMOS technology, the applicable maximum body bias limits the magnitude of VT
shift due to the isolation restriction. The maximum FBB is limited by current flows across the
P-N junction formed between the p-well and n-well. A thyristor-like device is formed in the
substrate by the two bipolar transistors as shown in Fig. 3.2 [107]. Thus, the FBB has to be
limited to avoid the latch-up. On the other hand, the maximum RBB is limited by the leakage
current and possible breakdown across the reverse biased drain-body junction.
Moreover, separately tuning threshold voltage of each transistor is hard to achieve with this
approach due to the area overhead of additional circuits and routing resources. Therefore,
the body bias is usually applied to an island to tune transistors in group [108]. In addition,
the body bias may be distributed a significant distance as an analog signal. This becomes
increasingly problematic with scaling because of the crosstalk between wires [107].
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n+ p+ p+ n+ n+ p+
VDD GNDVBP VBN
n-well p-well
Figure 3.2: Leakage path in bulk CMOS with forward body biasing.
Compared to bulk MOSFETs, UTBB-FD SOI technology provides more flexibility to utilize
the body effect [109]. Thanks to the isolation provided by thin buried oxide, a wide range of
body bias can be applied to the substrate (Fig. 3.3). Thus, a large VT range can be obtained by
tuning the back bias. Nevertheless, it is still not convenient for routing.
In UTBB-FD SOI technology, with the trench isolation in the substrate, the threshold voltage
of the device can be also tuned by properly doping a Back Plane (BP) layer below the buried
oxide (Fig. 3.3) [27,109]. The doped BP has the similar effect as applying a bias to the substrate.
However, this method still requires extra process steps.
Table 3.1 summarizes the limitations of these conventional multi-VT technologies. Extra
process steps, group tuning or special substrate is required to implement the multi-VT design.
These technologies cannot perfectly avoid all the limitations.
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(a) (b)
Figure 3.3: (a) NMOS FD SOI multi-VT devices obtained by applying doped BP and body bias.
(b) the multi-VT family with different BP doping and a wide range of body bias. [109]
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To overcome these limitations, this chapter introduces the dual-VT characteristics of multiple-
independent-gate FETs, which are demonstrated with a three-independent-gate SiNWFET
technology. It can realize dual-VT circuits with a unified process for all the devices. The
threshold voltage of pre-defined devices is tuned by applying different biases on extra gate
terminals. This voltage biasing is decided individually by applying different connection
schemes.
Table 3.1: Limitations of conventional multi-VT technologies
Limitations Process engineering Adaptive body biasing BP doping
Extra process Yes No Yes
Group tuning No Yes No
FDSOI only No No Yes
3.2 Device Operation
This sections shows the operation states of a Three-Independent-Gate (TIG) SiNWFET and the
configurations with a single input or two inputs.
3.2.1 Operation States
The structure of TIG SiNWFET has been introduced in Chapter 2. For convenience, the
conceptual sketch of the device is reproduced in Fig. 3.4.
Figure 3.4: Schematic of three-independent-gate SiNWFET.
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In this device, PGS and PGD independently modulate the thickness of the corresponding
Schottky barrier. The desired type of carriers is selected to tunnel into the channel through the
thin Schottky barrier, and the other type of carriers is blocked by the thick Schottky barriers.
The device thereby achieves the electrostatically-controlled polarity. Located between PGS
and PGD , CG induces a potential barrier in the inner region of the channel to control the
selected carriers flow through the channel.
By independently biasing the three gates to either GND (‘0’) or VDD (‘1’), 8 operation modes of
this device are divided into 4 groups. We can identify two ON states, two standard OFF states,
two low-leakage OFF states, and two uncertain states which will not be used [90, 110]. Fig. 3.5
illustrates the six most important operation modes and their corresponding band diagrams
when VDS=VDD (i.e., S=‘0’ and D=‘1’).
S='0'
PGS CG PGD
'0' '0' '0'
OFF
Low 
Leakage
'0' '1' '1'
D='1'
S='0'
(a)
(f)
p-type
'1' '1' '1'
S='0'ON
(b)
n-type
D='1' D='1'
S='0'
D='1'
'0' '0''1'
(c)
D='1'
S='0'
OFF
'0''1' '1'
(d)
'0' '0' '1'
D='1'
S='0'
(e)
CGPGS PGD
Figure 3.5: ON, OFF and low-leakage OFF states and their corresponding band diagrams.
1. ON states: As shown in Fig. 3.5(a)(b), when PGS=PGD =CG, one of the Schottky barriers
is thin enough to allow hole tunneling from drain (p-type) or electron tunneling from
source (n-type), and there is no barrier in the channel. Thus, majority carriers flow
through the device easily.
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2. OFF states: Current is shut off due to the barrier induced by opposite biasing of control
gate and polarity gates as shown in Fig. 3.5(c)(d). Nevertheless, small number of carriers
are still tunneling through the thin barrier into the channel. This mode is similar to the
double-gate SiNWFET [72].
3. Low-leakage OFF states: When PGS=S and PGD =D in Fig. 3.5(e)(f), thick barriers pre-
vent carriers from tunneling at both source and drain and ensure minimum leakage in
the device. This mode corresponds to the two-gate SiNWFET [73].
4. Uncertain states: When PGS=‘1’ and PGD =‘0’, barriers are thin enough for tunneling.
However, this condition may also create an unexpected barrier in the inner region that
will block the current flow, and cause signal degradation. Hence, the uncertain states
should be prohibited by always fixing PGD =‘1’ (PGS=‘0’) for nFET (pFET), or using
PGD =PGS .
3.2.2 Single-Input Configuration
A symbol of TIG SiNWFET is shown in Fig. 3.6(a), with all five terminals. According to the
transition between on and off states, four configurations of TIG SiNWFET are also depicted in
Fig. 3.6, including Low-VT (LVT) nFET/pFET and High-VT (HVT) nFET/pFET. The uncertain
states are naturally avoided in these configurations.
1. Low-VT pFET (Fig. 3.6(b)): PGS and PGD are biased to GND. The voltage sweep on CG
makes a transition between p-type ON (Fig. 3.5(a)) and standard OFF states (Fig. 3.5(c)).
2. Low-VT nFET (Fig. 3.6(c)): PGS and PGD are biased to VDD . The voltage sweep on CG
makes a transition between n-type ON (Fig. 3.5(b)) and standard OFF states (Fig. 3.5(d)).
3. High-VT pFET (Fig. 3.6(d)): GND is applied to CG and PGS , and a voltage sweep is
applied on PGD . In this configuration, the device switches between p-type ON (Fig.
3.5(a)) and low-leakage OFF states (Fig. 3.5(e)).
'1'
'0'
G
'0'
'0'
HVT pFET
'1'
'0'
'1'
'1'
G
LVT nFET
'1'
'0'
'0'
'0'
G
LVT pFET
'1'
'0'
'1'
G
'1'
HVT nFET
D
S
PGD
PGS
CG
Symbol 
(a) (b) (c) (d) (e)
Figure 3.6: Bias configurations of TIG SiNWFET with a single input.
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4. High-VT nFET (Fig. 3.6(e)): VDD is applied to CG and PGD , and a voltage sweep is
applied on PGS . In this configuration, the device switches between n-type ON (Fig.
3.5(b)) and low-leakage OFF states (Fig. 3.5(f)).
3.2.3 Two-Inputs Configuration
The configuration of TIG SiNWFET can be further extended for two inputs by combining the
bias configurations for a single input in Fig. 3.6.
1. 2 series nFETs (Fig. 3.7(a)): By combining the LVT and HVT nFET configurations, two
inputs on CG and PGS implement the function of 2 series nFETs.
2. 2 series pFETs (Fig. 3.7(b)): Similarly, the configuration of 2 series pFETs is obtained by
combining the LVT and HVT pFET configurations.
3. DG configuration (Fig. 3.7(c)): The TIG SiNWFET can also work as a Double-Gate (DG)
SiNWFET demonstrated in [72]. In this configuration, the device is on when G1=G2.
Thus, this configuration is efficient for implementation of XOR-based functions [111].
'1'
'0'
'1'
G2
G1
2 series nFETs
'1'
'0'
G2
'0'
G1
2 series pFETs
'1'
'0'
G2
G2
G1
DG configuration
(a) (b) (c)
G2
G1
HVT
LVT
G1LVT
HVT G2
≡ ≡
Figure 3.7: Bias configurations of TIG SiNWFET for two inputs.
Even though a specified gate is used for polarization in TIG SiNWFETs, these two-inputs
configurations efficiently utilize the extra gates without source/drain region between two
inputs, thereby mitigating the area overhead compared to conventional CMOS devices. In
addition, the internal node capacitance between two inputs does not exist in TIG SiNWFETs.
This helps to reduce the delay of circuits.
3.3 Device Characterization
To validate the working principle, we measure the transfer characteristics of the fabricated
device in Chapter 2 as shown in Fig. 3.8. Both n-type and p-type behaviors with different
threshold voltages (low-VT and high-VT ) are observed in the same device.
In all demonstrated characteristics in Fig. 3.8, the applied voltages at source and drain are set
to 0 V and 2 V, respectively.
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Figure 3.8: Measured characteristics of a three-independent-gate SiNWFET. (a) p-type transfer
characteristic, (b) n-type transfer characteristic in the same device.
Low-VT pFET configuration (LVT curves in Fig. 3.8(a)) is observed when VPGS and VPGD are
set to 0 V. Thus, electrons are blocked at source, and band bending at drain leads to a reduction
of the width of the Schottky barrier, i.e., thin Schottky barrier, which enables holes to tunnel
from drain into the channel. The CG modulates the barrier in the channel, thereby turning the
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device on or off as in conventional MOSFETs [112–114]. While in the on-state, the Schottky
barrier is thin enough and has a limited impact on the device operation. When VCG is set to 0 V,
the barrier for holes along the CG is suppressed. Holes flow through the device easily. While
setting VCG to 2 V, the potential barrier induced by the CG cuts the current flow and turns the
device off.
In contrast, high-VT pFET configuration (HVT curves in Fig. 3.8(a)) is obtained when VPGS and
VCG are set to 0 V to block the electrons tunneling from source. PGD modulates the Schottky
junction at drain and thereby controls the hole tunneling. By setting VPGD to 0 V, holes can
tunnel through the thin barrier and flow through the channel. Because this condition is exactly
the same as in low-VT pFET configuration (Fig. 3.5(a)), the on-state currents of both high-VT
and low-VT modes are exactly the same value, regardless of the supply voltage. Although a
lower VT , i.e., earlier turn-on, is helpful for improving the circuit speed, the high-VT mode
with the same on-state current will not significantly degrade the circuit performance. This
property of the proposed SiNWFET is not achievable in conventional multi-VT techniques,
and represents one of the key advantages of our approach. For the off state, VPGD is set to 2 V.
The opposite band bending at the Schottky contacts prevents both electron and hole injection
into the channel, and also ensures the whole channel to be unpopulated [73]. This off -state
current suppression is thereby more effective than in the low-VT configuration, where holes
are induced in the PGD -controlled region. Therefore, the off -state current is reduced by two
orders of magnitude as compared to low-VT configuration, and reaches a leakage floor of
10.5 pA/µm (315 fA) normalized to the nanowire diameter.
Similarly, low-VT nFET configuration (LVT curves in Fig. 3.8(b)) is reached when VPGS and
VPGD are set to 3 V. The Schottky barrier at drain blocks holes. At the same time, the Schottky
barrier at source is thin enough for electrons tunneling due to a band bending induced by PGS .
CG controls the current flow as in the low-VT pFET configuration. High-VT nFET configuration
(HVT curves in Fig. 3.8(b)) is reached for VPGD and VCG fixed to 3 V, that blocks holes tunneling
from drain. PGS controls the Schottky junction at source and consequently turns the device
on or off. With the same principle as pFET configurations, the on-state currents of low-VT and
high-VT nFET configurations are the same since they share the same on state (Fig. 3.5(b)), and
the leakage current is also suppressed in high-VT configurations.
To summarize the performance of the fabricated device, the on-state currents of pFET and
nFET configurations are 177 nA (5.9 µA/µm) and 310 nA (10.3 µA/µm), respectively, which are
comparable to recent works on polarity-controllable devices [72, 115]. Extracted at 1 nA drain
current [116], the threshold difference in pFET configurations and in nFET configurations are
0.48 V and 0.86 V respectively. The off -state currents of high-VT pFET and nFET configurations
reach 315 fA (10.5 pA/µm) and 1 pA (33.3 pA/µm) compared to 30 pA (1 nA/µm) and 4.6 pA
(153.3 pA/µm) in low-VT configurations. Thus, the total Ion/Ioff ratio for the high-VT pFET
and nFET configurations are 6×105 and 3×105, respectively. Currently limited by the thick
oxide used in fabrication process, low-VT configurations demonstrate subthreshold slopes
of 155 mV/dec (pFET) and 217 mV/dec (nFET). However, the performance of the device can
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be further improved by optimizing the fabrication steps to enhance the electrostatic control,
such as reducing the gate oxide thickness.
Regarding scaling issues, high-κ gate dielectric materials and metal gates, together with chan-
nel strain techniques can be directly applied to the presented structure. We do not foresee
fundamental limitations to size downscaling in terms of DIBL effect and power consump-
tion compared to conventional MOSFET. Moreover, the proposed device concept may be
applied to other materials (e.g., carbon nanotube, graphene, and MoS2 [74, 78, 79]), giving the
opportunities for continuous scaling down.
3.4 Discussion on Dual-VT characteristics
After showing n-type and p-type operations in both high-VT and low-VT configurations, this
section discusses the reason of the dual-VT characteristics, and the effects of structural and
physical parameters.
3.4.1 Origin of Dual Threshold Voltages
Let us take the nFET configurations for example. Band bending induced by a positive voltage
on PGS reduces the thickness of the source Schottky barrier and enhances the tunneling
of electrons through the source barrier. This leads to a reduction of the effective barrier
height [112]. In low-VT configuration, sufficiently positive voltage configured on PGS can help
to suppress the effective Schottky barriers at the source. VCG is swept to tune the conduction of
the device. Therefore, the current transport is dominated by thermionic emission of electrons
over a potential barrier induced by CG [117], i.e.,
ID = A A∗T 2 exp
(
−qφB
kT
)
(3.6)
where A is the junction area, A∗ is the effective Richardson constant, T is the temperature, q
is the elementary charge, k is the Boltzmann constant, and φB is the effective barrier height.
This barrier height is determined by the electrostatic potential in the CG-controlled region. If
we assume that there is no induced charge in the channel under subthreshold operation, the
applied voltage on CG directly translates into a reduction of φB . Therefore,
∆φB =−∆VCG (3.7)
In contrast, in high-VT configuration, a sufficiently positive voltage is applied to CG and PGD to
make sure there is no barrier inside the silicon channel. The current is therefore determined by
an effective Schottky barrier height at source. A positive voltage on PGS reduces the thickness
of the Schottky barrier at source, and the consequent enhancement of tunneling by VPGS leads
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to a reduction of φB . Thus,
∆φB =−η ·∆VPGS (3.8)
where the coefficient η represents the dependence of the effective barrier height on VPGS .
Since the tunneling probability is smaller than 1, η is also smaller than 1 [112–114].
Due to the lower efficiency of tuning the effective barrier height by PGS than CG, a higher VPGS
than VCG is needed to turn on the device. That results in a higher threshold voltage in this
configuration.
Through the above analysis, we can also explain the saturation trend of the drain current with
a large positive VCG in low-VT nFET configuration [VCG from 2.0 V to 3.0 V in Fig. 3.8(b)]. First,
when the applied voltage on CG goes above the threshold voltage, electrons are induced in the
channel, and the electrostatic potential in the channel gradually saturates [118, 119]. More
importantly, when the bent conduction band edge is lower than the Fermi level in the source,
the current starts to be dominated by the source injection, and cannot be further modulated
by CG. Therefore, the current saturates at a large positive VCG .
The above analysis is also applicable for pFET configurations. Tuning the effective barrier
height for holes by PGD is less efficient than tuning it by CG. Thus, higher voltage on PGD is re-
quired to turn on the device in high-VT pFET configuration. Similar to the nFET configuration,
the current also saturates in low-VT pFET configuration [VCG from 0 V to 0.7 V in Fig. 3.8(a)].
3.4.2 Effects of Structural and Physical Parameters
According to the previous analysis, the VT difference is determined by the efficiency of tuning
effective barrier height, i.e., η in Eq. 3.8. Devices with different parameters related to this
efficiency are studied to show the effects of the parameters on the dual-VT characteristics.
TCAD simulation provides a efficient method to perform this kind of study. By solving physics
equations with finite element method, TCAD simulation can predict device performance with
self-defined structural and physical parameters. In this thesis, all the TCAD simulation are
performed with Sentaurus Device, a commercial tool developed by Synopsys [120].
First, a single TIG SiNWFET is simulated. The simulation employs drift-diffusion transport
in the silicon channel, while thermionic emission and quantum mechanical tunneling with
Wentzel-Kramers-Brillouin (WKB) approximation are used at the Schottky junctions [121].
The simulated SiNWFET has the same structure than the fabricated one except that an op-
timized 2 nm gate oxide and a finely-adjusted Schottky barrier height (0.35 eV for electrons
and 0.75 eV for holes) are used. Fig. 3.9 shows the structure of the device and simulation
results. By optimizing the gate oxide, the performance of the device reaches levels of regular
advanced MOSFETs. Finely-adjusted Schottky barrier height also gives symmetric n-type and
p-type characteristics, which is important to achieve energy-efficient circuits with balanced
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delay [115]. The simulated device reproduces all the key properties demonstrated in the mea-
sured characteristics, including the shared on-state current but different threshold voltages
in dual-VT configurations, as well as the saturation trend of the on-state current in low-VT
configurations.
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Figure 3.9: (a) Structure of the simulated TIG SiNWFET, (b) Simulation results of the device,
showing the dual-VT characteristic and polarity control.
Then, we simulated a series of devices with different parameters related to the efficiency of
tuning effective barrier height, including the oxide thickness (Tox), the radius of nanowire
(Rnw), the tunneling effective mass (mh*) and the Schottky barrier height (SBHh). The VT
difference of pFET configurations of different devices is plotted in Fig. 3.10. The reduction
of Tox and Rnw enhances the electrostatic control of the gate, thus resulting in a thinner
Schottky barrier at a given gate voltage in high-VT configurations. Tunneling current is thereby
improved and reduces the effective barrier height further [112], implying a larger η and a
decreased VT difference. A smaller effective mass also results in a larger tunneling probability
and the VT difference is consequently reduced. The VT difference is also proportional to the
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Schottky barrier height. Other than the previous three parameters, a reduction of Schottky
barrier height for holes leads to an increase of Schottky barrier height for electrons. Thus,
tuning of Schottky barrier height can achieve a trade-off between VT differences in n-type
configurations and in p-type configurations.
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Figure 3.10: The VT difference of pFET configurations in simulated devices. m0 is the free
electron mass. Stars represent the simulated device in Fig. 3.9.
3.5 Circuit and Physical Design
Recently, design with functionality-enhanced devices has been widely investigated, showing
design opportunities compared to CMOS technology [89,111,122–131]. Zukoski et al. proposed
universal logic modules to exploit the full potential of the embedded XOR function in the
devices [127]. De Marchi et al. studied the regular fabric design for Field-Programmable Gate
Array (FPGA) and structured Application-Specific Integrated Circuit (ASIC) applications [131].
O’Connor et al. introduced the fine-grain reconfigurable circuit design with the devices
[124]. Trommer et al. showed the efficient logic gate design enabled by the full symmetry
between p-type and n-type functionality in the devices [89], and Gaillardon et al. performed a
comprehensive study on logic and memory design as well as system-level impact [123].
Moreover, the dual-VT characteristics of TIG SiNWFETs bring additional interest as circuits
can achieve either High Performance (HP) or Low Leakage (LL) by changing the connection
scheme on the devices.
48
3.5. Circuit and Physical Design
In this section, a circuit and physical design approach for dual-VT circuits is proposed in
order to fully exploit the flexibility of TIG SiNWFETs. By using both low-VT and high-VT
configurations, logic gates towards either high performance or low leakage applications are
efficiently implemented. An uncommitted logic gate pattern is introduced and basic logic
functions are mapped onto it using different connection schemes.
3.5.1 Dual-Threshold-Voltage Design
Delay and leakage of logic gates can be tuned by applying LVT and HVT configurations of
TIG SiNWFET. For example, Fig. 3.11(a) illustrates two inverters for HP and LL applications.
According to the device operation, the HP inverter is obtained by assigning the input signal
to the control gates of the two devices, while LL inverter is obtained by connecting the input
to corresponding polarity gates. Fig. 3.11(b) gives the transient results of the two inverters
using mixed-mode TCAD simulation. This evaluation takes into account the parasitics, such
as the impact of gate capacitances. Thanks to a low-VT , the HP inverter demonstrates a 0.8 ns
propagation delay as compared to 1.4 ns of LL inverter. In contrast, the LL inverter consumes
a leakage power of 8.5×10−14 W as compared to 2.8×10−13 W of HP inverter.
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Figure 3.11: (a) The different wiring schemes of the inverters with two identical devices
presented in Fig. 3.9. (b) Transient simulation of two inverters for HP and LL applications. The
load capacitance is assumed to be the same as input gate capacitance.
Fig. 3.12 further illustrates two different mapping schemes of NAND gate for HP and LL
applications. In Fig. 3.12(a), the HP gate is obtained by connecting inputs to the CG of
pFETs. Thus, the performance for pulling the logic gate up is improved by applying the LVT
configuration of the devices. In contrast, the LL gate (Fig. 3.12(b)) is obtained by controlling
the pFETs from the PGD . Leakage power is thereby reduced by forcing the devices into HVT
operation. In both HP and LL gates, PGS and CG of nFETs are connected to input signals to
realize the logic function.
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In a circuit, the signals A and B usually have different constraints. Since the CG of nFET
shows low-VT capability, while the PGS of nFET shows high-VT capability (as shown in Fig.
3.7(a)), we can map the signals in critical paths onto the CG and the signals belonging to
non-critical paths onto PGS . This method is also applicable for the pull-up path. Thus, the
delay and leakage of the NAND gates can be even better tuned with more mapping schemes.
Fine-grained dual-VT design is thereby achievable with TIG SiNWFETs.
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Figure 3.12: Mapping of NAND gate towards (a) HP and (b) LL application.
3.5.2 Additional Logic Implementation
By applying the single-input and two-inputs configurations in a single device, we can efficiently
implement both combinational and sequential functions in logic circuits with TIG SiNWFETs.
1. Combinational Elements:
Fig. 3.13(a) presents an example of an AOI gate. Its functionality is obtained by applying
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Figure 3.13: (a) AOI and (b) XOR gates implemented with TIG SiNWFETs in a compact form.
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the configurations of 2 series pFETs/nFETs and LVT nFET. Thus, only 4 transistors are
needed for this AOI gate, instead of 6 conventional MOSFETs. In Fig. 3.13(b), an XOR
gate is mapped onto the same pattern as the AOI gate. In this XOR circuit, the DG
configuration of TIG SiNWFET is applied, which is efficient to implement binate logic
functions. The transistor count is significantly reduced as compared to 8 transistors in
conventional static CMOS technology.
Moreover, along with the characteristic of electrostatic polarization, more logic functions
can be implemented in a compact form [89, 126], showing the potential applications of
TIG SiNWFET.
In conventional CMOS circuits, PMOS can only efficiently transmit ‘1’ and NMOS can
only efficiently transmit ‘0’. Due to the restriction of the full swing of output signal,
the Pull-Up Network (PUN) with PMOS can only be connected to VDD and Pull-Down
Network (PDN) with NMOS can only be connected to GND. This is the conventional
implementation of the static CMOS circuits (Fig. 3.14(a)). When transmitting a variable,
CMOS transmission gate is necessary, which consists of complementary transistors.
With transmission gates, PMOS and NMOS are both on to avoid output signal degrada-
tion (Fig. 3.14(b)).
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F1 = F(A1,A2,...)
Figure 3.14: (a) Static CMOS logic function, (b) Conventional CMOS transmission gate. Z is
the high-resistivity state.
In contrast, a polarity-controllable device is able to switch its polarity. This property
enables the design of other transmission gates corresponding to different logic functions.
Fig. 3.15(a) shows an XOR-based transmission gate, which is very efficient for binate
logic function implementations [111]. This property can be extended to the transmission
of variables using a single device. Indeed, by selecting the device polarity according
to the transmitted variable, it is possible to use a unique device. Since C determines
the device polarity in Fig. 3.15(b), single-input and two-input configurations of TIG
SiNWFET (see Fig. 3.6 and Fig. 3.7) can be applied to obtain two novel transmission
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gates, respectively. By using this property, we can then extend the standard PUN/PDN
to transmit a variable. Therefore, the fixed VDD and GND in original design are extended
to any complementary signals (Fig. 3.15(c)). More complex functions are thereby
derived from original functions without any additional transistors, with a compact
form intrinsically not implementable with conventional static CMOS logic or CMOS
transmission gates.
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Figure 3.15: (a) XOR-based transmission gate, (b) Transmission gate with single polarity-
controllable device. Z is the high-resistivity state. (c) Compact implementation of logic
functions with polarity-controllable devices.
To illustrate this compact implementation in detail, an example of 1-bit full adder is
illustrated in Fig. 3.16, which is realized in a very compact form.
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Figure 3.16: Compact implementation of 1-bit full adder with TIG SiNWFETs.
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The relationship between the original function and derived new function is shown in
Fig. 3.15(c). It is found that the sum and carry of 1-bit full adder can be directly derived
from 2-input XNOR and NAND functions. In the sum function, the two devices in either
PUN or PDN have complementary polarities, and hence transmit the third input C or C
without signal degradation. This also refers to the XOR transmission gate (Fig. 3.15(a)).
In the carry function, the polarities of all devices are determined by the complementary
signals C and C . Each device can be considered as a transmission gate shown in Fig.
3.15(b). When C =‘1’, it is the NAND gate as shown in Fig. 3.12(a). When C =‘0’, it becomes
a NOR gate. This is exactly the expected carry function.
In order to verify the proposed implementation, the carry function is simulated with
TCAD tool in mixed-mode [120]. Fig. 3.17 shows the transient simulation results,
validating the functionality in different input conditions.
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Figure 3.17: Mixed-mode TCAD simulation of the carry function with the device in Fig. 3.9.
2. Sequential Elements:
True-Single-Phase-Clock D-Flip-Flop (TSPC DFF) is an efficient implementation of
storage element in synchronous circuits [132, 133]. Based on the configurations of
TIG SiNWFET for 1-input and 2-input conditions, a TSPC DFF is implemented with 8
transistors, as compared to 11 transistors in conventional CMOS circuit (Fig. 3.18(a)).
The equivalent logic structure is given in Fig. 3.18(b). This rising-edge triggered DFF is
composed of 4 stages: a CLK-low enabled inverter at the first stage, a dynamic inverter
at the second stage, and a CLK-high enabled inverter at the third stage, followed by a
static inverter.
Fig. 3.19 shows another example, which demonstrates the application of the transmis-
sion gate built with TIG SiNWFET. The asynchronous set/reset functions is implemented
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within the framework of TSPC DFF in Fig. 3.18 by adding only two transistors. In this
design, the transistors N1, N2 and N3 utilize the transmission gate with a single TIG
SiNWFET shown in Fig. 3.15(b). This design saves the area of 7 transistors as com-
pared to the CMOS TSPC DFF counterpart, and also significantly improves the timing
performance [134, 135].
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Figure 3.18: TSPC DFF (a) implemented with TIG SiNWFETs in a compact form, and (b) the
equivalent gate-level circuit.
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2) Improvements at 3rd Stage: Asynchronous set requires
immediate logic-high output when enabled. Therefore, the
third stage should be pulled down once set is enabled even
when CLK=0. In CMOS design, a pull-down transistor is re-
quired. However, in TIG SiNWFET design, similarly, transistor
N2 switches from p-type to n-type, while its source is set to
GND when set is enabled. As node Y is pulled up to VDD
when set is enabled, transistor N2 is in on state, thereby pulling
down node Q to GND.
B. Transient Validation
To validate the correct behavior of the cell under asyn-
chronous set and reset, electrical simulations are run and
transient waveforms are shown in Fig. 5 and Fig. 6. A simple
22nm TIG SiNWFET table-based compact model, derived
from [9], is used with HSPICE simulator. Fig. 5 verifies
that the output Q can be pulled up once set is enabled even
during the most challenging case (CLK=0, D=0 and Q=0). For
asynchronous reset, the most challenging case happens when
CLK=0, D=1 and Q=1. From Fig. 6, the output Q is observed
to be correctly pulled down, when set operation is triggered.
Once set/reset signals are de-asserted, the output Q switches
again accordingly to the next clock rising edge.
C. Circuit-level Performance Results
To evaluate the performance of our flip-flop design, we
consider fours major metrics: area, setup time, hold time, and
clock to Q delay. In this section, experimental results, obtained
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Set=1
CLK=1
D=0
Q holds
S
CLK
D
Q
Fig. 5. TIG SiNWFET TSPC transient simulation for
asynchronous set
TABLE I. Comparison between FinFET and TIG SiNWFET
TSPC flip-flops
Benchmark/TSPC LSTPFinFET
TIG
SiNWFET Comparison
Area(# of transistors) 15 12 -20.00%
Setup Time
Rise (ps) -110.13 -109.22 0.83%
Fall (ps) -79.55 -81.75 -2.77%
Average (ps) -94.84 -95.5 -0.68%
Hold Time
Rise (ps) 86.03 86.90 1.01%
Fall (ps) 117.46 114.5 -2.52%
Average (ps) 101.75 100.7 -1.03%
Clock To Q Delay
Rise (ps) 22.22 13.42 -39.60%
Fall (ps) 34.88 25.35 -27.32%
Average (ps) 28.55 19.39 -32.10%
Leakage Power(nW) 0.26 0.24 -7.00%
*SiNWFET area = 1.5 * # of transistors.
*Setup time can be less than zero, which explained in [13].
by electrical simulations, are compared between TSPC flip-
flop designs, implemented both in traditional CMOS (Fig. 2)
and in TIG SiNWFET (Fig. 4), using a technological node of
22nm. Note that static flip-flops are out of the scope of this
paper and therefore are not discussed. For CMOS technology,
we use PTM 22nm LSTP FinFET model [12]. To accurately
measure the minimum setup time/hold time and clock to Q
delay, a binary search approach is used by setting a delay
tolerance corresponding to 10% of the reference delay and a
resolution of 0.01ps [11].
Table I shows the comparison the two TSPC flip-flop
implementations. Thanks to the compactness properties of TIG
SiNWFETs, an area saving of up to 20% is achievable. Re-
garding timing performances, TIG SiNWFET TSPC flip-flop
reduces its internal delay by 30% on average. The remarkable
performance gains come from the area reduction given by
TIG SiNWFETm as well as the intrinsic parasitic capacitance
reduction given by a unique device instead of two serial CMOS
transistors.
IV. LOGIC GATES EMBEDDED TIG SINWFET TSPC
FLIP-FLOP
In addition to the realization of more compact pull-up
and pull-down networks, TIG SiNWFETs are also able to
implement the AND logic function natively [9]. This feature
can be efficiently embedded into TIG SiNWFET flip-flop.
Reset=1
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Reset=0
CLK=1
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Fig. 6. TIG SiNWFET TSPC transient simulation for
asynchronous reset
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Figure 3.19: Implementation of TSPC DFF with asynchronous set/reset functions with TIG
SiNWFETs. N1, N2 and N3 implement the transmission gate with a single TIG SiNWFET.
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3.5.3 Uncommitted Logic Gate Pattern
Regularity is one of the key features to increase the yield of integrated circuits at advanced
technology nodes [136]. If logic functions can be mapped onto an uncommitted pattern, the
layout regularity will be consequently improved.
Therefore, an uncommitted logic gate pattern built with four TIG SiNWFETs is proposed in Fig.
3.20. There are two pull-up paths and two pull-down paths. Each path consists of only one
transistor. Even though this pattern is very simple, a large range of functions can be mapped
onto it with different configurations of TIG SiNWFETs. For example, the unate and binate
logic functions and D-flip-flops presented in Sec. 3.5.1 and 3.5.2 can all be mapped onto this
uncommitted gate pattern.
PGD
CG
PGS
PGD
CG
PGS
PGD
CG
PGS
PGD
CG
PGS
Figure 3.20: Uncommitted logic gate pattern.
Although a single TIG SiNWFET is larger than a conventional MOSFET, the area gap of circuits
between the two technologies is reduced thanks to the lower transistor count and the lack of
ion-implanted wells in the fabrication. Moreover, in the proposed gate pattern, each pull-up
/pull-down path has only one series transistor. There is no internal node capacitance which
needs to be charged or discharged. The speed of circuits is consequently improved.
3.5.4 Connection Schemes for Uncommitted Gate Pattern
According to the presented mapping schemes, wiring on the uncommitted gate pattern can
implement different functions with fine-grained tuning of delay and leakage of circuits. In
order to maintain the layout regularity, the TIG SiNWFETs and contacts are pre-fabricated
according to the uncommitted pattern proposed previously. It is worth pointing out that all
the devices are identical as their properties are tuned electrically, therefore uniformizing the
technology.
As observed previously, most of the TIG SiNWFET access gates have a fixed polarity. Hence,
power and ground signals are spread all over the proposed logic gate pattern. In order to
minimize the routing effort for power lines, the power distribution network is consequently
optimized. A grid network is built with a mesh of power and ground lines. Based on this
novel power distribution grid, logic gates implementing different functions towards HP and LL
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applications are obtained by wiring metal lines on the pre-fabricated gate pattern. For example,
different connection schemes of NAND gate are demonstrated in Fig. 3.21, corresponding to
the HP and the LL configurations shown in Fig. 3.12, respectively.
Because a single TIG SiNWFET has 5 terminals in a compact area, routing on these devices is
challenging. An additional metal layer may be needed for a convenient routing as compared
to CMOS technology. To mitigate routing efforts, a regular layout technique called sea-of-
tiles could be applied, which has shown the potential on routing and area utilization with
dual-independent-gate SiNWFETs [137].
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Figure 3.21: Connection schemes of NAND gate towards HP and LL applications.
3.6 Architectural Benchmarking
In this section, the effect of performance tuning and leakage power reduction by applying the
physical design approach for dual-VT configurable circuits is discussed for logic gates and
benchmark circuits.
3.6.1 Methodology
To perform the benchmarking for large-scale circuits, a logic cell library is characterized using
Cadence Encounter Library Characterizer (ELC) with a table-based device model extracted
from TCAD simulation. The library consists of combinational logic cells INV, NAND, NOR,
XOR, XNOR, AOI, OAI in both HP and LL configurations. More than these basic cells, the
library also consists of the sum and carry functions implemented as in Fig. 3.16. To simulate
sequential circuits, a TSPC DFF with asynchronous set/reset is also characterized. All the
cells in the library are built from the uncommitted gate pattern described in Section IV. The
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area estimation of these cells is done according to the 22-nm design rules [36]. The impact
of proposed connection scheme is considered in cell area estimation. A wire-load model is
applied to take into account the capacitance and resistance of the interconnections. The
supply voltage of vertically-stacked TIG SiNWFET library is 1.2 V.
Since we are demonstrating a design approach to implement dual-VT circuits for standby
power reduction, a counterpart library with supply voltage of 0.9 V is built with Predictive
Technology Model (PTM) 20-nm Low-Standby-Power (LSTP) FinFET model [58]. The LSTP
FinFET library consists of all basic combinational cells and a TSPC DFF as in the TIG SiNWFET
library [135]. Considering that the sum and carry functions cannot be implemented with
FinFET in such a compact form as with TIG SiNWFET, these functions are not included in the
FinFET library. The area of a FinFET is also estimated according to the 22-nm design rules.
With both TIG SiNWFET and LSTP FinFET libraries, combinational and sequential benchmark
circuits are synthesized by Synopsys Design Compiler. Circuit-level performances results are
extracted from the post-synthesis reports.
3.6.2 Table-Based Device Model
In order to estimate device performance at advanced technology node, a single TIG SiNWFET
is simulated by using Synopsys Sentaurus [120]. Schematic of the device is shown in Fig. 3.22.
Diameter of the lightly p-type doped silicon nanowire is 15 nm. Three 24-nm metal gates with
mid-gap workfunction are placed on 5.1 nm HfO2 high-κ dielectric layer (Equivalent Oxide
Thickness=0.8 nm). Schottky barrier height for electrons is set to 0.35 eV in the simulation
to get nearly symmetric n-type and p-type characteristics. This barrier height is achievable
in actual process by using barrier height modulation technique [138, 139]. The symmetric
n-type and p-type characteristics have also been observed in polarity-controllable SiNWFETs
by applying radially compressive strain [115]. In the simulation, VDD =1.2 V is applied. The
requirement of larger VDD than conventional MOSFETs is due to the presence of Schottky
barriers and the longer channel length.
PGS
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PGD
24nm
15nm
HfO2
5.1nm
Figure 3.22: Schematic of simulated 22-nm TIG SiNWFET.
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This TIG SiNWFET is simulated with the four configurations in Fig. 3.6. Dual-VT characteristic
of TIG SiNWFET is depicted in Fig. 3.23 in both linear and logarithmic scales. Solid lines
indicate the low-VT configurations, and dash lines indicate the high-VT configurations. The
threshold difference between the low-VT and the high-VT configurations is about 0.3 V.
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Figure 3.23: Transfer characteristic of simulated 22-nm TIG SiNWFET illustrating the dual-VT
property - (a) linear scale, (b) logarithmic scale.
In conventional dual-VT technology, the high-VT devices achieve lower leakage current but
also reduce Ion compared to low-VT devices. However, with TIG SiNWFET, Ion of both low-
VT and high-VT configurations keep the same value since they share the same on states
shown in Fig. 3.5(a)(b). Thus, despite the degraded subthreshold slope (29% increase in
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simulation), the use of high-VT devices reduces the leakage power consumption (by 86% in
simulation) without significantly degrading the speed of circuits. This is a natural advantage of
the dual-VT technology based on TIG SiNWFETs. Since velocity saturation has been taken into
account in the simulation, the characteristics above threshold voltage in LVT configurations
are approximately linear in Fig. 3.23(a) [140]. With even higher/lower VCG in LVT nFET/pFET
configurations, the drain current saturates due to the limitation of source injection from the
Schottky barrier.
The performance of simulated TIG SiNWFET with different configurations is listed in Table
3.2. The subthreshold slopes were extracted at the lowest point following the methodology
in [10]. As discussed in Sec. 3.4, the control of the barrier height in the channel from CG is
more efficient than the Schottky barrier thickness modulation from polarity gates. Therefore,
LVT configurations demonstrate better subthreshold slope than HVT configurations. The
simulation result also shows that the leakage current of pFET can be significantly reduced by
effectively modulating the Schottky barrier thickness with HVT configuration. In contrast,
HVT and LVT nFET configurations demonstrate the same leakage current. The reason for this
is that, the leakage current is now dominated by thermionic emission over a potential barrier
induced by CG (LVT) or PGS (HVT). Differently from tunneling current, thermionic current
mainly depends on the barrier height, not the barrier thickness.
Table 3.2: Performance of simulated 22-nm TIG SiNWFET
Configuration Ion/Ioff Ioff [pA] SS [mV/dec]
LVT nFET 108 0.21 64
LVT pFET 107 1.5 64
HVT nFET 108 0.21 86
HVT pFET 109 0.025 79
With the help of TCAD simulation, a simple model for the proposed TIG SiNWFET is written in
Verilog-A to enable circuit-level simulations. The equivalent circuit of a single TIG SiNWFET
I(D,S)
CG
PGS PGD
S D
Rs Rd
C(CG,S) C(CG,D)
C(PGS,S) C(PGS,D) C(PGD,S) C(PGD,D)
Figure 3.24: Equivalent circuit model of TIG SiNWFET.
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is shown in Fig. 3.24. The current source is described by a table model extracted from
TCAD simulation. Access resistances are estimated according to the device geometry. Each
capacitance is extracted from TCAD simulation as an average value under all possible bias
conditions. The coupling capacitances between the gates are much smaller than the total
capacitance of the device, and therefore neglected in the model. According to the capability of
vertically-stacked silicon nanowire technology, we assume that there are four nanowires per
stack. The stack is modeled by parallel arrangement of single TIG SiNWFET model.
3.6.3 Gate-Level Characterization
Table 3.3 lists the maximum delay under a load of four INV×1 gates, leakage power and area
of some logic gates. These gates are built with different configurations using the different VT
modes of TIG SiNWFETs. The traditional CMOS counterparts are realized with LSTP FinFETs.
The average comparison results are depicted in Fig. 3.25.
The LL TIG SiNWFET gates demonstrate a leakage power reduction of 65% compared to LSTP
FinFET gates, at a cost of a 4% increase in delay. The low-leakage property stems from the
Table 3.3: Performance of logic gates with TIG SiNWFET and LSTP FinFET
Logic Gates HP TIGNW LL TIGNW LSTP FinFET
INV
Delay [ps] 22.2 25.3 20.5
Leakage [pW] 4.02 0.56 6.43
Area [µm2] 0.166 0.166 0.109
NAND
Delay [ps] 25.7 29.3 25.5
Leakage [pW] 7.17 1.11 6.88
Area [µm2] 0.332 0.332 0.218
XOR
Delay [ps] 33.5 36.7 40.0
Leakage [pW] 15.23 6.15 41.36
Area [µm2] 0.664 0.664 0.654
AOI
Delay [ps] 26.4 28.8 30.4
Leakage [pW] 7.19 4.60 7.06
Area [µm2] 0.332 0.332 0.327
DFF
Delay [ps] 41.5 43.5 47.4
Leakage [pW] 239.7 176.7 257.4
Area [µm2] 0.996 0.996 1.036
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Figure 3.25: Comparison results of logic gates with TIG SiNWFET and LSTP FinFET.
good control of the thick Schottky barriers in the device that prevents carriers from tunneling
into the channel during off state.
The HP TIG SiNWFET gates demonstrate a slight 6% reduction in delay as compared to LSTP
FinFET gates. Among HP gates, AOI and XOR gates and DFF show 15% gain in performance
and comparable area than FinFET, while INV and NAND gates show larger delay and area.
While INV and NAND gates have the same implementation as in CMOS and suffer from
the use of larger transistors, AOI and XOR gates and DFF are implemented on the proposed
uncommitted logic gate pattern in a very different way. Indeed, the gates have only one
transistor in each pull-up and pull-down path that is consequently of benefit to the different
metrics.
Noise margins were also characterized for the inverters. The HP inverter demonstrates noise
margins of 0.52 V for ‘1’ and 0.35 V for ‘0’. In contrast, noise margins of LL inverter are 0.60 V
for ‘1’ and 0.51 V for ‘0’. These results show 13% improvement compared to FinFET (0.38 V for
‘1’ and 0.36 V for ‘0’) when normalized to the supply voltages.
3.6.4 Circuit-Level Results
The performance and leakage power consumption with TIG SiNWFETs and LSTP FinFETs are
evaluated for both combinational and sequential circuits.
1. Combinational Circuits Results:
Critical path delay, leakage power, and area of ISCAS’85 benchmark circuits are reported
for HP, LL, dual-VT TIG SiNWFET and LSTP FinFET libraries in Table 3.4 [141]. Fig. 3.26
shows the average comparison results.
HP library demonstrates comparable performance with 32% leakage power reduction
compared to FinFET library. While LL library shows a leakage power reduction of 78%,
but with a 32% increase in delay. In contrast, by applying HP gates in critical path and
LL gates in non-critical path, dual-VT circuits with TIG SiNWFET keep comparable
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performances but reduce the leakage power consumption by 53% compared to LSTP
FinFET circuits. An additional area cost of 28% is due to the larger size of TIG devices.
0% 
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40% 
60% 
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100% 
120% 
140% 
Delay Leakage Area 
LSTP FinFET 
HP TIGNW 
LL TIGNW 
DVT TIGNW 
Figure 3.26: Average comparison results of ISCAS’85 benchmark circuits with Dual-VT TIG
SiNWFET and LSTP FinFET.
2. Sequential Circuits Results:
To compare the performance of sequential circuits built with TIG SiNWFETs and LSTP
FinFET, the Verilog-To-Routing (VTR) sequential benchmark circuits are synthesized
[142]. Results are shown in Table 3.5 and Fig. 3.27.
Benchmark circuits with dual-VT TIG SiNWFET gates show the same performance
as with HP TIG SiNWFET gates, and also the same leakage power consumption as
with LL TIG SiNWFET gates. Thus, comparable performance with 51% leakage power
reduction are achieved with dual-VT TIG SiNWFET compared to LSTP FinFETs despite
an additional area cost of 16%.
Note that, the results are obtained with logic synthesis tool which is efficient for unate
logic function. In contrast, TIG SiNWFET is efficient at implementing both unate and
binate logic functions. Hence, it is expected to obtain even better performance of TIG
SiNWFET based circuits thanks to novel logic synthesis tools exploiting a large class of
functions [54, 143, 144].
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20% 
40% 
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Figure 3.27: Average comparison results of VTR benchmark circuits with Dual-VT TIG SiNWFET
and LSTP FinFET.
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3.7 Chapter Summary
This chapter demonstrates the dual-threshold-voltage characteristics of three-independent-
gate silicon nanowire FET. The uniqueness of the proposed device lays in the high degree of
configurability. By biasing separately the three independent gates, this device is configured as
n-type or p-type transistor in either high-VT or low-VT mode. The threshold voltage tuning
of this device is achieved by independently modulating the carrier transport at source/drain
interface and in the channel. By enabling the tunneling at Schottky barriers and controlling
the potential barrier in the channel, low-VT configuration with earlier turn-on, is helpful
for improving the circuit speed. In contrast, by efficiently controlling the Schottky barriers
at both source and drain, high-VT configuration achieves a suppression of leakage current
without sacrificing the on-state current, showing advantages over the conventional multi-VT
techniques.
This chapter also presents an efficient approach to implement dual-threshold-voltage con-
figurable circuits with TIG SiNWFETs. Logic gates using these devices can be realized to
either fit high performance or low leakage applications, simply by wiring an uncommitted
gate structure. Moreover, a range of logic functions are realized in a very compact form by
utilizing the polarity and threshold controllability of TIG SiNWFETs. By applying this strategy,
dual-VT design is achievable without additional process steps for the SiNWFETs. This property
increases the configurability of the circuits while reducing the process complexity compared to
dual-VT technologies for conventional CMOS. Benchmarking results show that, before place
and route, comparable performance can be achieved with a 51% reduction of leakage power
consumption for circuits based on TIG SiNWFET compared to low-standby-power FinFET
technology, at a limited 16% increase in area. The results can be further improved by using
novel logic synthesis tools targeting the intrinsic primitives supported by our devices.
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4 Steep-Subthreshold-Slope Operation
In this chapter, we explore the capability of multiple-independent-gate transistors to break the
limit of the Subthreshold Slope (SS) in CMOS technology. Steep-SS operation is demonstrated
in a Dual-Independent-Gate (DIG) FinFET. After reviewing different kinds of devices which
achieve steep SS, the working principle of the steep-SS DIG FinFET is introduced. Then, the
device is comprehensively characterized. The device shows an average SS of 6 mV/dec over 5
decades of current swing at room temperature. Ultra-low leakage floor is also achieved with
high Ion/Ioff ratio of 10
7. The steep-SS behavior is further discussed and feasible improvements
to enhance the device performance are consequently suggested.
4.1 Steep-Subthreshold-Slope Devices
The limit of the SS in conventional CMOS technology (∼60 mV/dec at room temperature)
has been introduced in Chapter 1. This fundamental limitation becomes the bottleneck for
continuously lowering the operation voltages. In order to break this limit, new device concepts
employing different mechanisms other than conventional CMOS have been proposed and
demonstrated. This section introduces several steep-SS devices, which have been extensively
studied in literature.
1. Tunnel FET:
Tunnel FET (TFET) employs a n+-i-p+ structure as shown in Fig. 4.1(a) [49]. The steep
SS in this device is achieved by injecting carriers into the channel by means of Band-
To-Band Tunneling (BTBT). First identified by Zener in 1934, the BTBT mechanism
describes that the carriers transfer from one energy band into another in heavily-doped
p+-n+ junctions [145, 146].
The operation of TFET is based on the control of the band bending in the channel by
applying a gate bias. The band bending can switch the BTBT on or off, and therefore
turn the device on or off. As shown in the band diagram in Fig. 4.1(a), at off state, the
valence band edge of the channel is below the conduction band edge of the source. The
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Figure 15. Illsutration of diodes of III-V nanowire/Si heterojuction. The III-
V nanowires are composed of undoped/n-type axial junction. Diode 
characteristic of InAs nanowire/Si heterojunction. The nanowire is 70 nm in 
diameter. 
Figure 16. Diode characteristic of 
In0.7Ga0.8As nanowire/Si junction. The 
nanowire is 70 nm in diameter. 
 
Figure 17: 1D-simulation of band-
diagram for III-V nanowire/Si 
heterojunction. 
 
Figure 18. (!"!"#$%&'!($''&#))!(*+$,-!."!)+/0001!2(+"3!444#5!"6".*+7'!$.!('78'!6(!,-6""'9!6":!:76+"!;!<-'!+"('$!
(-.*(!6!(+=296$+."!2(+"3!0>!?.+((."#),-7@:+"3'7!'A26$+.";# $%"#&#$%&'!($''&#))!(*+$,-!2(+"3!444#5!"6".*+7';!
$&"!"#$%&'!($''&#))!(*+$,-!."!)+/0BB1!2(+"3!444#5!"6".*+7'!$.!('78'!6(!$-'!(.27,'!=6$'7+69;!C":'7!5>)!D!B;EB!5;!
$'"!&#$%&'!($''&#))!(*+$,-;!
 
Figure 20. ID-VG characteristic of switching 
device using In0.7Ga0.3As NW/Si heterojunction 
with EOT of 1.91 nm. LG was 150 nm. The dNW 
of InGaAs NW was 30 nm. A minimum SS is 23 
mV/dec, and ON/OFF ratio is about 105. 
 
Figure 21. The output characteristic of a 
device switching device using single 
In0.7Ga0.3As NW/Si heterojunction with EOT 
of 1.91 nm. The ON-state current was 3.8 
nA/µm with VDS=VG = 0.50 V, and 6.0 nA/µm 
VDS=VG = 1.00 V. 
 
Figure 19. ID-VG characteristic of steep-SS 
switches with diameter of 30 nm (pink) and 80 
nm (blue). The VDS is 1.00 V [10]. 
 
Figure 22. (a) Schematic of III-V first process. (b) 
Representative TEM image of the grown InAs 
nanowire. (c) Magnified TEM image of the InAs/Si 
heterointerface. (d) Strain mapping of the TEM image 
shown in (c). The dashed lines are the position of misfit 
dislocations. 
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Figure 4.1: (a) Structure and band diagrams of a p-type TFET at on and off states, illustrat-
ing the working principle of the TFET. (b) n-type TFET based on vertical III-V nanowire/Si
heterojunction and the characteristics with minimal SS below 30 mV/dec [147].
BTBT is thereby suppressed. In contrast, with a sufficiently large negative gate bias at on
state, the valence band edge of the channel is lifted up above the conduction band edge
of the source, thus enabling BTBT.
TFETs have been demonstrated in experiments and simulations using different materi-
als, including silicon, III-V semiconductors, and carbon nanotube, etc. [49,114,147–150].
Tomiokal et al. shows a TFET based on vertical III-V nanowire/Si heterojunction, and
minimal SS below 30 mV/dec is observed in fabricated devices (Fig. 4.1(b)) [147]. Nev-
ertheless, in addition to the demand of an abrupt junction, the SS in TFET varies as
a function of gate voltage as compared to a constant SS in the subthreshold region of
MOSFETs [49]. This sensitivity of SS to gate voltage leads to a worse average SS over
the entire subthreshold region of TFET. As demonstrated in Fig. 4.1(b), the average SS
is only 80 mV/dec over 4 decades of current. Regarding the reliability, the quality of
the semiconductor/insulator interface in TFETs is also more critical than in MOSFETs,
which is mainly due to the change in tunneling field induced by interface traps [151,152].
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2. Impact-Ionization MOS:
With an electric field larger than a certain value, carriers in semiconductor can gain
enough energy to excite electron-hole pairs by a mechanism called impact ionization
[10]. By utilizing the carrier multiplication effect during impact ionization, Impact-
Ionization MOS (IMOS) achieves sub-5 mV/dec SS [52, 153–155].
Fig. 4.2(a) illustrates the structure and the operation principle of IMOS. It features a
n+-i-p+ structure with a gate partly covering the intrinsic region. When increasing the
gate voltage, the electric field above the threshold is obtained in the uncovered intrinsic
region. Therefore, impact ionization is triggered and finally avalanche multiplication
occurs. This multiplication leads to an abrupt increase of drain current. A steep SS is
consequently observed in IMOS.
Toh et al. demonstrate a IMOS with SiGe impact-ionization region (Fig. 4.2(b)) [155].
Despite of the steep SS, IMOS requires high VDS (>5 V with SiGe channel in Fig. 4.2(b))
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is much stronger for the I-FinFET. This provides better breakdown and larger electron-hole pair multiplication rate.
control of impact-ionization throughout the channel and I- A record low VBD of -4.75 V is achieved for SiGe-SD/SiGe I-
Region. Higher impact-ionization rates are hence observed FinFET (Fig. 8). This is in fact -1.2 V lower than the control
throughout the nanowire or fin thickness [Fig. 2 (b)]. This Si-SD/Si I-FinFET. Simulated VBD for an optimized device
reduces the breakdown voltage VBD, and improves the
breakdown characteristics. Fig. 3 shows schematic cross- 1.15
sections of the n-channel I-FinFETs fabricated in this work. i EG 0.0
They are, control Si channel device with Si raised 1.10 -.0-AVBD -0.2
source/drain (Si-SD/Si I-FinFET), Si channel device with
-0.SiGe RSD (SiGe-SD/Si I-FinFET), and SiGe channel device > 1.05 0.4
with SiGe RSD (SiGe-SD/SiGe I-FinFET). P-channel I-
-0.6 >
FinFETs are also fabricated. The Ge content incorporated in w 1.00
this work is 25%. By increasing the Ge content, the bandgap -0.8
of SiGe, EG and hence the impact-ionization threshold energy a 0.95
-1.0
ETH for both electrons and holes will decrease, thus lowering
VBD (Fig. 4). m 0.90 -1.2
-1.4
DEVICE FABRICATION 0.85
The process sequence for realizing I-FinFETs is summarized G5 10 15 20 25 30 35 40
in Fig. 5. 8-inch silicon-on-insulator (SOI) or Si0.75Ge0.25-on- Ge Content [%]
insulator (SGOI) substrates with 35 nm thick Si and Fig. 4. Variation of bandgap EG (left axis) with Ge content. Higher Ge
Si0 75Ge025 device layers, respectively, were used. Following content lowers the EG and the breakdown voltage VBD for SiGe device.
fin or nanowire definition, a poly-Si/SiO2 (EOT-30 A) gate Change in VBD from that of a Si device is shown as AVBD (right axis).
stack was formed [Fig. 6 (a)]. Drain extension was implanted
w th the source covered with photo-resist (PR) [F g.6 (b)]. A PROCESS FLOW:
25 nm spacer was then formed. Next, selective epitaxial SOI/SGOI Substrate
growth (SEG) of Si or Si075Ge025 was carried out. The l
asymmetrical drain and source were implanted using separate Fin/Nanowire Formation
masks with the opposite side covered by PR. Dopant GateStackFormation
activation, contact, and metallization were done. Both n- and Drain Extension Implant
p-channel I-F nFETs were fabricated. Fig. 6 (c) shows the Nitride Spacer Formation
TEM of he SiGe-SD/SiGe I-FinFET. Selective Epitaxial Growth of Si or Si0*75Geo
RESULT AND DISCUSSION Heavy Drain Implant
Breakdown characteristics for both n- and p-channel I- Shallow Source Implant
FinFETs are plotted in Fig. 7, respectively. Steeper ID- Vs Dopant Activation and Metallization
slope and lower VBD is observed for I-FinFETs with SiGe I- Fig. 5. Overview of the I-FinFET process flow. The fabrication of I-FinFET
Region. This is due to lower impact-ionization threshold is CMOS process-compatible, and could be integrated with conventional
energy for both electrons and holes, which induce early CMOS planar and FinFET devices.
(a) Si-SD/Si l-FinFET (b) SiGe SD/Si i-FinFET
Si Nanowire Si Nanowire
Si Sou Si Drain SiGe Source SiGe Drain
(a) (bA
(c) SiGe-SD/SiGe -FinFET
__iGe Nanowire
SiGe Sourc SiGe Drain
(c)
Fig. 3. Cross section of n-channel I-FinFET along line X-X' in Fig. 1: (a) Fig. 6. SEM view of (a) I-FinFET after gate formation, and (b) I-FinFET
Si-SD/Si I-FinFET, (b) SiGe-SD/Si I-FinFET, and (c) SiGe-SD/SiGe I- rotated by 1350, showing the source being masked by photo-resist. (c) TEM
FinFET. The dotted L-shaped box outlines the impact ionization region (I- view of the fabricated SiGe-SD/SiGe I-FinFET with a gate length LG of 50
Region). P-channel I-FinFET has opposite doping polarity. nm and a total I-Region length LI of 40 nm.
196
shows a VBD of -3.9 V, which is only possible with SiGe as
S Si-SD/iSi 1-FinET 0.7 p-cchannel device.the I-Region. Hence, bandgap engineering is the key to 0.4 -_SiGe-SD/SiI-FmiFT LG=50nm
reduce VBD and power consumption. Fig. 9 depicts the Drain- -6- SiGe-SD/SiGeI-FnFET 0.6 LI =40nm
Induced Breakdown Voltage Lowering (DIBVL) for both n- 5 o.3 n-channel device _5 0503LG5Onm
and p-channel devices, respectively. This helps to deternine LI =40m /
the source bias voltage needed. Due to the narrower bandgap g 0.4
of SiGe, it tends to have higher DIBVL than Si. P-channel 2 0.2
devices show higher DIBVL than n-channel devices due to | 0.3
the larger lateral spread of Boron implant/diffusion, which p 10.2*\
can be reduced by carefully engineering the drain extension <<
implant or controlling the thermal budget. 0.1 * Si-SD/Si I-FinFET00 -0- SiGe-SDI)Si 1-flinEFig. 10 and Fig. 11 show the transfer characteristics for 0. VBD(VV)=BlD(VD) - VBD(O) 0.0 16 SiGe-SDISiGe 1-FinFET
I-FinFETs with LG = 50 nm. Excellent subthreshold swingsS 0.0 0.2 0.4 0.6 0.8 1. -1. -0.8 -0.6 -0.4 -0.2 0.
of sub-5 mV/decade were achieved for all devices. Bandgap Applied Voltage VD [V] Applied Voltage VD IV]
engineered SiGe I-Region enables electrons/holes to acquire (a) (b)
the impact-ionization energy more quickly and creates a Fig. 9. Influence of drain bias VD on the breakdown voltage of (a) n-channel
larger multiplication effect. Hence, for n-channel devices, the I-FinFET devices, and (b) p-channel I-FinFET devices. Narrower bandgap of
on-state current I,, of SiGe-SD/SiGe I-FinFET is increased SiGe I-Region induces higher Drain-Induced Breakdown Voltage Lowering(DIBVL). This effect could be minimized by engineering the extension
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Figure 4.2: (a) Structur and band diagram of a -type IMOS at on and off states, illustrating
the working principle of IMOS. (b) An IMOS with SiGe impact-ionization region, and the
steep-SS characteristics obtained with VDS = 5.75V [155].
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to trigger the avalanche multiplication, which limits its application in low-power cir-
cuits. In addition, the generated high-energy hot carriers in IMOS also cause important
reliability issues, such as large threshold voltage shifts and SS degradation [154, 156].
3. Feedback FET:
The feedback FET is also based on an asymmetric structure similar to TFET and IMOS
as shown in Fig. 4.3(a) [157]. It achieves a steep SS based on a positive feedback between
the flow of carriers and their injection barriers. As illustrated in the band diagram in Fig.
4.3(a), the barriers for carrier injection are formed by the trapped charges in sidewall
spacers. When turning on the device, electrons flowing in the device decreases the
injection barrier for holes, and more holes into the channel further lower the injection
barrier for electrons, thus forming a positive feedback.
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Figure 4.3: (a) Structure and band diagrams of a feedback FET at on and off states, illustrating
the working principle. (b) the steep-SS characteristics in a feedback FET during turn-on and
turn-off, showing the large hysteresis [157].
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Padilla et al. demonstrate the steep SS in the feedback FETs, in which trapped charges in
sidewall spacers are applied to form the barriers for carrier injection (Fig. 4.3(b)) [157].
Recently, Wan et al. reports another type of feedback FET by forming injection barriers
with an additional back-gate bias [158].
As shown in Fig. 4.3(b), feedback FETs demonstrate characteristics with steep SS but also
large hysteresis due to different mobile charge densities in on and off states [157]. The
large hysteresis also significantly degrades the effective SS. In addition, the formation of
barriers with trapped charges requires a programming operation with high voltages to
inject charges into the sidewall spacers.
4. Nanoelectromechanical FET:
Nanoelectromechanical FET (NEMFET) realizes a steep-SS switch with nanoelectrome-
chanical components [159–161]. Kam et al. propose a NEMFET with a suspended
gate as shown in Fig. 4.4(a) [159]. The device is off due to the fully-depleted channel
when gate is in contact with the dielectric. When increasing VG to a threshold voltage,
the gate abruptly pull away from the channel due to the spring restoring force. As a
result, the current abruptly increases, showing a steep SS. Recently, Kim et al. experi-
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channel
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Figure 4.4: (a) NEMFET with a suspended gate [159], (b) NEMFET with a suspended nanowire
channel [160].
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mentally demonstrate a NEMFET by employing a suspended nanowire as conducting
channel [160]. The structure and characteristics are shown in Fig. 4.4(b).
However, similar to feedback FET, NEMFET also suffers from hysteresis and reliability
issues due to the movable components. Vacuum packaging is also needed in the proper
functioning and long term reliability to suppress stiction and control damping [162,163].
Furthermore, NEMFET does not begin to conduct current until sometime after the gate
turn-on voltage is applied, which also increases the delay of the switch operation [164].
5. Negative-Capacitance FET:
S
oxide
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D
G
VG
ϕs
Cox
Cd
S
oxide
D
metal
Ferroelectric
VG
Cox
Cd
ϕs
CFE < 0
(b)
G
Figure 4.5: Structures and equivalent capacitive partition schematic of (a) conventional MOS-
FET and (b) negative-capacitance FET with ferroelectric gate material.
As introduced in Chapter 1, the SS in conventional MOSFETs can be written as
SS = ∂VG
∂φs
· kT
q
ln10 (4.1)
By considering the MOSFET as a capacitive partition (Fig. 4.5(a)), it is derived that
∂VG
∂φs
= 1+ Cd
Cox
(4.2)
where Cox is the oxide capacitance, and the Cd is the depletion capacitance in the
channel.
In conventional CMOS technology, the effort of applying FinFET or ultra-thin-body
channel with high-κ dielectric aims at Cd/Cox as small as possible to obtain better SS.
However, ∂VG /∂φs ≥ 1 still lets the SS above the thermal limit.
In contrast, Negative-Capacitance FET (NC-FET) inserts ferroelectric materials that
show negative capacitance into the gate insulator stack (Fig. 4.5(b)). The negative-
capacitance property gives the opportunity to obtain ∂VG /∂φs < 1 [165]. Therefore, the
NC-FET can also demonstrate a steep SS below the thermal limit [166].
NC-FET is a topic of great interest in steep-SS device technology. However, it is still
expecting more theoretical work on the mechanism and experimental work on the
performance enhancement, such as improving average SS and non-hysteretic operation
[166–170].
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In the following part of this chapter, a steep-SS operation in a DIG FinFET is presented. The
steep SS is achieved by introducing weak impact ionization induced feedback with dynamic
modulation of Schottky barriers. The measured characteristics show a very steep average SS
over the subthreshold region with high Ion/Ioff ratio, as well as negligible hysteresis and good
reliability.
4.2 Working Principle of Steep-Subthreshold-Slope DIG FinFET
Chapter 3 introduced the dual-VT characteristics of multiple-independent-gate FETs with
silicon nanowire channel. In this chapter, we further demonstrate the steep-SS operation in
multiple-independent-gate FETs by using a FinFET structure. Despite of different channel
structures, the working principle is also applicable to multiple-independent-gate SiNWFETs.
For the steep-SS operation, we consider the DIG silicon FinFET as shown in Fig. 4.6, in which
PGS and PGD are connected together to bias the Schottky barriers. To better indicate their role
during operation, the connected polarity gates are renamed as Schottky Barrier Bias (SBB),
and the control gate is simply called Gate (G) in this chapter.
Figure 4.6: Structure of a dual-independent-gate silicon FinFET.
First, it is worth mentioning that the device keeps the capability of polarity control by using
SBB to modulate the Schottky barriers and select the carrier type. Thus, it can also provide
high computational density thanks to the enhanced functionality.
Then, the principle of the steep-SS operation in the device is shown in Fig. 4.7. For n-type
behavior, i.e., when VSBB > 0, the Schottky barrier at source is thin enough, thus electrons are
selected to tunnel through the Schottky barrier into the channel. When VG is at the threshold
voltage, a transition occurs in the device. Electrons flowing in the channel may gain enough
energy to trigger the weak impact ionization, which generates electron/hole pairs (Step 1).
The generated electrons drift to the drain, and the holes accumulate in the potential well
induced by the gate (Step 2). This lowers the potential barrier in the channel, and provides
more electrons for impact ionization. Then, more accumulated holes continue to lower the
barrier and thus form a positive feedback [171–178].
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Figure 4.7: Band diagram of n-type (VSBB > 0) and p-type (VSBB < 0) operation in DIG FinFET.
Main switching mechanisms: 1: impact ionization, 2: generated carriers accumulating in the
potential well induced by the gate, 3: carriers swept towards the SBB region. When completely
on, impact ionization and potential well vanish.
FinFET structure provides superior gate control of impact ionization, thus enhancing carrier
multiplication [155]. Moreover, another important contribution is from the dynamic mod-
ulation of the Schottky barrier. Parts of the generated holes are swept towards the source,
increasing the hole density in the SBB region at source (Step 3). Quasi-Fermi potential in the
region controlled by SBB at source also increases during the switch operation. This is due
to the reduced resistivity at the junction between the gate-controlled region and the region
controlled by SBB at drain. The increased hole density and quasi-Fermi potential help to
lower the energy band under the SBB at source. Therefore, Schottky barrier at source becomes
thinner and more electrons tunnel through it. In the meantime, the potential well under
the gate is kept, allowing Step 2 to occur longer until the final on state. This mechanism
improves the Ion/Ioff ratio, and is considered as a key to achieve steep transition over the
entire subthreshold region. The operation of p-type is similar but with VSBB < 0.
To better illustrate the operation principle, Fig. 4.8 shows the TCAD simulation of a DIG
FinFET with gate length of 100 nm, 2 nm SiO2 and fin width of 40 nm. Polarity of the device
changes by adapting the polarity of VSBB. Steep-SS transition is observed in both n-type (∼5
mV/dec) and p-type (∼35 mV/dec) (Fig. 4.8(a)). A sudden change of the surface potential just
before and after the on state is observed under both Gate and SBB in Fig. 4.8(b). The hole
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density in the device shows the accumulation of holes after the on state as predicted in the
mechanism (Fig. 4.8(c)).
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Figure 4.8: (a) TCAD-predicted device characteristics. The device polarity changes by adapting
the polarity of VSBB. (b) Surface potential distribution just before and after on state (n-type).
(c) Hole density showing the accumulation of holes under Gate and SBB.
4.3 Device Characterization
The DIG FinFET is fabricated following the process flow presented in Chapter 2. The device is
then extensively characterized under different temperature conditions.
4.3.1 Room-Temperature Characterization
Fig. 4.9 shows the measured characteristics of the DIG FinFET. Minimum SS of 3.4 mV/dec is
achieved with VDS = 5V . When decreasing VDS , the lateral electric field is reduced. Thus, the
impact ionization rate decreases, and the SS gradually degrades to 61 mV/dec at VDS = 1V .
It is also observed that SS below 10 mV/dec and 60 mV/dec are obtained with VDS = 4V
and VDS = 2V , respectively. The applied VDS are much smaller compared to IMOS [155],
confirming the weak impact ionization in the DIG FinFET rather than avalanche breakdown
in IMOS. Moreover, compared to counterparts with significant hysteresis [157, 179], double
sweep shown in the inset of Fig. 4.9 confirms the negligible hysteresis in the characteristics of
the DIG FinFET. The gate induced drain leakage is also well suppressed at VG =−1V .
Fig. 4.10 illustrates the SS as a function of drain current. The average SS of 6 mV/dec is
observed for 5 decades of current at VDS = 5V . When decreasing VDS , not only the minimal
SS, but also the average SS degrades. It is clearly shown in this figure that the steep SS exits at
75
Chapter 4. Steep-Subthreshold-Slope Operation
much lower current level with smaller VDS . The reason is that smaller surface potential under
the gate is required to maintain the lateral electric field for impact ionization with reduced
VDS . The smaller surface potential thus leads to lower drain current with steep SS.
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Figure 4.9: Measured characteristics of the DIG FinFET at different VDS with VSBB = 5V . Inset:
double sweep showing negligible hysteresis and the minimal SS of 3.4 mV/dec.
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VSBB controls the tunneling of carriers from the Schottky barriers, and therefore modulates
the SS and Ion/Ioff ratio. As shown in Fig. 4.11, with the same VDS , higher VSBB improves both
SS and Ion/Ioff ratio thanks to a better control of Schottky barriers.
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Figure 4.11: ID −VG characteristics at different VSBB. The SS and Ion/Ioff ratio are both im-
proved with higher VSBB.
DIG FinFETs have the capability of polarity control by changing the polarity of VSBB. Fig. 4.12
shows the measured n-type and p-type characteristics in the same device with VDS = 4V .
Both n-type and p-type characteristics show Ion/Ioff ratio above 10
7. The steep SS is observed
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Figure 4.12: Measured n-type and p-type characteristics in the same DIG FinFET. The polarity
of VSBB determines the device polarity. Steep SS is achieved in n-type operation.
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in n-type operation, where the minimal SS is 12 mV/dec. In contrast, the minimal SS of
p-type operation is above 60 mV/dec due to a lower impact ionization rate of holes. The
effect of the ionization rate of holes on the p-type operation will be further discussed through
a temperature-dependent characterization since the ionization rate varies with different
temperatures.
Fig. 4.13 illustrates the statistical distribution of SS in all measured DIG FinFETs under different
operation voltages. At operation voltage of 5 V, 63% of the measured devices demonstrate
SS below 10 mV/dec. The SS in 100% of the devices is below 50 mV/dec. When reducing
the operation voltage to 4 V, there are still 80% showing SS below 50 mV/dec. The statistical
study not only confirms the very steep SS in DIG FinFETs, but also shows the good yield of
the steep-SS transistor fabricated with the presented process flow even with the academic
cleanroom facilities.
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Figure 4.13: Statistical distribution of SS of the DIG FinFETs under different operation voltages.
(a) 63% of the measured devices are working with SS < 10 mV/dec at VSBB =VDS = 5V . (b) 80%
of the devices show SS below 50 mV/dec at VSBB =VDS = 4V .
Interestingly, an ambipolar steep-SS characteristic is observed in Fig. 4.14. The steep SS
at VG ∼ −0.5V in the n-branch is due to the feedback induced by weak impact ionization.
Another steep SS in the p-branch is obtained when applying a strong negative gate bias. It is
considered as an IMOS-like operation due to avalanche breakdown. The threshold voltage
and SS in p-branch consequently show larger sensitivity to VDS compared to the n-branch
because of different mechanisms.
4.3.2 Temperature-Dependent Characterization
In order to study the temperature dependency of the steep SS and the effect of ionization
rate of holes in p-type operation, DIG FinFET is characterized under different temperatures
ranging from 100 K to 380 K.
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Figure 4.14: Ambipolar characteristics with steep SS in both n-type and p-type branches.
The n-type characteristics at different temperatures are shown in Fig. 4.15(a). The steep SS is
observed from 100 K to 380 K without significant degradation. With decreased temperature,
Ion and Ioff decrease but the threshold voltage increases. The minimal SS values obtained for
different VDS and temperature conditions are reported in Fig. 4.15(b). The results show that
the SS can be significantly improved by increasing VDS . When VDS ≥ 3V , the device shows
a SS well below thermal limit from 300 K to 380 K. In contrast to the normal-SS operation
(VDS = 2V ), the lines with VDS ≥ 3V in Fig. 4.15(b) shows smaller slope, which indicates a
reduced sensitivity to temperature.
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Figure 4.15: (a) n-type characteristics with steep SS at different temperatures, (b) Minimal SS
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Compared to the steep SS in n-type characteristics, the p-type behavior of the device at
room temperature is similar to normal MOSFETs. The weaker impact ionization in p-type
characteristics than in n-type operation is considered as due to the lower impact ionization
rate of holes than electrons, which is caused by a much larger phonon scattering rate of holes
than electrons [10, 180].
Since the ionization rate decreases with higher temperature, the high-temperature p-type
characteristics are also similar to normal MOSFETs. In contrast, the main concern in the
p-type operation is at low temperatures that enhance the ionization rate. Therefore, it is
interesting to try to also observe the impact ionization induced SS improvement in p-type
configuration by lowering the temperature.
As shown in Fig. 4.16(a), there is nearly no improvement of SS by increasing VDS from 2 V
to 4 V with VSBB = −1V at 200 K. However, by further lowering the temperature to 100 K in
Fig. 4.16(b) or increasing VSBB to −2V in Fig. 4.16(c), the VDS-dependent SS becomes evident,
according to the enhancement of the impact ionization with lower temperature and/or higher
electric field.
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Figure 4.16: (a)-(c) p-type characteristics with different VSBB and VDS at 100 K and 200 K. (d)
SS of n-type and p-type configurations at low temperatures.
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Fig. 4.16(d) summarizes the SS under low temperatures and different VSBB conditions for both
n-type and p-type operations. The steep SS in n-type behavior at low temperatures keeps
the reduced sensitivity to temperature similar to the high-temperature range. For p-type
operation, although still above the thermal limit, the SS becomes less sensitive to temperature
when VSBB =−2V , similarly to the n-type behavior.
4.3.3 Influence of Fin Width
The dependency of the steep SS and the threshold voltage VT on the width of the fin (Wfin) is
also studied. DIG FinFETs with the Wfin of 40 nm, 50 nm, and 60 nm are fabricated on the same
wafer. The characteristics of these devices with different Wfin are shown in Fig. 4.17(a). The SS
does not significantly depend on Wfin in the range of 40-60 nm, while VT increases in devices
with a thinner fin, similar to conventional SOI and double-gate MOSFET with fully depleted
channel [119, 181]. The device with Wfin = 40nm shows better electrostatic control of the
Schottky barriers, thus enhancing the Ion/Ioff ratio. The statistics based on all the measured
devices (∼50) at lower voltages support the observed dependency as shown in Fig. 4.17(b).
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4.3.4 Influence of Potential Well under Gate
As discussed in the working principle, the potential well under the gate built with the SBB
region is a key to achieve SS far below the thermal limit. Carriers accumulate in the potential
well, thus forming the positive feedback. In order to show the effect of the potential well and
the SBB region, a FinFET with a single SBB region is built (Fig. 4.18(a)). The operation of this
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device is shown in Fig. 4.18(b). In this device, a single SBB region controlling the Schottky
barrier at drain to block holes tunneling. Gate controls the Schottky barrier at source and
electrons tunneling, thus turning the device on or off. The channel length and the impact
ionization region are the same as in the proposed device. However, there is no potential well
for accumulating holes under the gate due to the absence of the SBB at source, leading to a
very weak positive feedback. This device is fabricated with the DIG FinFETs on the same wafer
to minimize unexpected process variations (Fig. 4.18(c)).
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Figure 4.18: (a) Sketch of the FinFET with a single SBB region. (b) Band diagram shows no
potential well under the gate, leading to a weak positive feedback. (c) SEM image.
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Fig. 4.19 shows the characteristics of the single-SBB FinFET. As a result of the weak positive
feedback, the minimal SS is slightly below 60 mV/dec with even higher biases on both SBB
and drain. The steep-SS operation is kept for less than 2 decades of current. This result verifies
the importance of the potential well and the SBB at source.
4.3.5 Reliability Assessment
According to the working principle of the steep SS in DIG FinFET, the weak impact ionization
only occurs at low VG , where the lateral electric field is large enough to accelerate carriers
to the threshold energy for impact ionization. When increasing VG , the lateral electric field
decreases due to a sudden potential drop caused by the feedback, and the impact ionization
finally vanishes when the device completely turns on. This is also observed in the output
characteristics in Fig. 4.20. The impact ionization induces a non-saturated current at low
VG and high VDS , which is similar to the well-known "kink" effect in SOI MOSFETs [182]. As
indicated by the dots in Fig. 4.20, the required VDS to trigger this effect is below 2 V with
VG =−0.2V , then significantly increases with higher VG . When VG ≥ 0.5V , this effect can no
longer be observed.
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Figure 4.20: Output characteristics of the DIG FinFET. Impact ionization occurs at low VG , but
vanishes when the device is completely on (high VG ).
Compared to IMOS, which is based on strong impact ionization (i.e., avalanche breakdown)
and suffers from reliability problems, the weak impact ionization in DIG FinFETs requires
lower VDS and only occurs during the transition. Thus, good reliability can be achieved in the
DIG FinFETs.
Hot carrier injection and bias temperature instability are two main concerns in device reliabil-
ity [183, 184]. Carriers with high energy (hot carriers) may be injected into the gate dielectric
and get trapped or cause interface states to be generated. The resulted defects will lead to
threshold voltage shifts and transconductance degradation of the device. On the other hand,
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when devices are stressed with a constant gate voltage, positive charge can build up either at
the interface or in the gate dielectric, and also leads to performance degradation.
Fig. 4.21 shows the reliability assessment of the DIG FinFET with steep-SS operation (SS
<10 mV/dec). In Fig. 4.21(a), the stress condition of large VDS up to 4 V is applied to test
the hot carrier injection. While in Fig. 4.21(b), The negative bias temperature instability is
tested under the stress condition of VG =−0.8V . With different stress periods, no significant
degradation is observed in terms of threshold voltage, Ion/Ioff ratio or SS, which proves the
good reliability of the DIG FinFET.
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Figure 4.21: Reliability assessment of the DIG FinFET during the steep-SS transition: (a) hot
carrier injection and (b) negative bias temperature instability with different stress periods.
4.3.6 Low-Voltage Operation
Moreover, considering the low doping concentration (∼ 1015/cm3) and the thin thickness, the
fin-shaped channel is fully depleted. Therefore, the device exhibits an excellent electrostatic
control at low operation voltages (both VSBB and VDS) down to 0.5 V. Subthreshold slope close
to the thermal limit and a good control of DIBL effect are observed in Fig. 4.22.
4.4 Discussion
This section analyzes the steep-SS behavior and the formulas. Then, based on the discussion,
feasible improvements are suggested to improve the device performance.
This study builds on the results obtained for SOI-based steep-SS transistor, which is also
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Figure 4.22: Characteristics of DIG FinFET under low operation voltages. (a) Near-ideal SS and
high Ion/Ioff ratio show the excellent electrostatic control, (b) Output characteristics show a
good control of the DIBL effect.
based on the impact ionization induced feedback [172]. Similarly to the SOI-based device, the
expression of SS in DIG FinFET is derived as:
SS = kT
q
ln10 ·n (4.3)
In this equation,
n =
1+ r
1+ r
dVBS
dVGS
and
r = 2εsitox
εoxtsi
where εsi/ox and tsi/ox stand for the dielectric constant of silicon/gate dielectric and the thick-
ness of the fin/gate dielectric, respectively.
In the DIG FinFET, VB is the potential at the middle point between the two sidewalls of the fin
in the gate-controlled region as shown in Fig. 4.23(a). VBS is the difference between VB and
the voltage at source. In contrast, VB in the SOI-based device stands for the potential at the
bottom of the silicon channel [172]. Although the positions of VB indicated in DIG FinFET
and SOI-based device are different, they both represent the locations where the accumulated
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charges are stored, thus having similar effects on the steep-SS operation.
The DIG FinFET structure consequently excludes the influence on the SS from a back bias
applied through the SOI wafer. It has been validated on the device by varying the back bias
from -4 V to +4 V. As a result, a consistent subthreshold behavior, i.e., the same steep SS
(∼18 mV/dec) and VT , is observed under different back biases as demonstrated in Fig. 4.23(b).
The difference of Ion with different back biases is due to the insufficient control of the Schottky
barriers at the bottom of the fin. The back bias can provide enhanced control of the Schottky
barriers as an additional SBB from the bottom of the channel. Therefore, Ion is enhanced with
larger back bias. This result also implies that a better control of the Schottky barriers at the
bottom of the channel, such as producing fully silicided pillars at source and drain, can help
to improve the drive current of the device.
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Figure 4.23: (a) VB indicates different positions in DIG FinFET and SOI MOSFET. (b) The back
bias (Vsub) applied to the SOI wafer shows no influence on the steep SS or VT in DIG FinFET.
Eq. (4.3) also shows that when dVBS/dVGS < 1, a small r will lead to a SS approaching the
thermal limit. This explains why scaling conventional MOSFET efforts tend to thin the gate
oxide. However, when the carriers generated by impact ionization charge the body, it is
possible to have dVBS/dVGS > 1. In this case, a large r (i.e., thick gate oxide) can magnify the
feedback and further reduce the SS. Therefore, in this kind of steep-SS devices, the scaling
down of tox can be relaxed.
In the presented n-type characteristics of the DIG FinFET, the SS below thermal limit indicates
that dVBS/dVGS > 1. In contrast, the SS of the p-type characteristics is beyond the thermal
limit with dVBS/dVGS < 1. Nevertheless, the improvement of SS with increased VSBB and VDS
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(Fig. 4.16) implies that a SS below thermal limit may be also achieved in p-type operation by
further optimizing dVBS/dVGS.
To better understand this operation, Fig. 4.24 shows dVBS/dVGS extracted from the n-type
characteristics according to Eq. (4.3). When VDS ≥ 2.5V , dVBS/dVGS starts to be larger than
one. When VDS ≥ 3.5V , it is observed that dVBS/dVGS significantly decreases with higher
temperature. In addition, dVBS/dVGS also increases with larger VDS .
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Figure 4.24: Extracted dVBS/dVGS from the n-type characteristics shown in Fig. 4.15 at different
temperatures (T) and VDS .
An expression is then derived to describe the temperature-dependent behavior of dVBS/dVGS.
By extending the analysis on SOI-based device to DIG FinFET [172, 185], the expression for
n-type operation is obtained as:
dVBS
dVGS
' m
n
· 1
1+ Ig t /Ig i
∝ m
n
exp
[
q
kT
(
VGS
n
− VB−VB,SBBs
m
)]
·exp
(
− βi l
VDS
) (4.4)
where Ig t is the off -state leakage current and Ig i is the impact-ionization current [172]. βi is a
constant and l is a structural parameter. m is the ideality factor of the junction between the
gated region and the region controlled by the SBB at source (SBBs). Eq. (4.4) well captures the
dependency of dVBS/dVGS on temperature and drain bias in Fig. 4.24.
Note that, there is a significant difference in Eq. (4.4) compared to the SOI-based devices: the
centric potential at the SBBs region (VB,SBBs) replaces the VS in [172]. Compared to the fixed
VS, VB,SBBs continuously increases during the transition thanks to the increase of quasi-Fermi
potential and the effects of the holes generated by the impact ionization. Thus, the improved
dVBS/dVGS during the transition can support a better SS over the subthreshold region. As
already demonstrated by the characterization, the DIG FinFET has much better SS compared
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to the similar device but without the SBB region at source. This shows the importance of the
Gate-SBBs junction in the feedback operation. A better control on the SBB region, such as
tuning the oxide thickness and the fin width at the SBB region, can thus further optimize the
device performance.
Eq. (4.4) also suggests that lower leakage current Ig t helps to improve the SS. With a very small
Ig t , dVBS/dVGS > 1 may be triggered by a very small impact-ionization current Ig i , and hence,
by a low VDS . Therefore, a gate-all-around nanowire structure with low density of defects may
be applicable for future improvements.
Through the above study on the steep-SS operation in DIG FinFETs, the following feasible
improvements on the device performance are suggested.
First, the device performance can be improved by applying an optimized process with scaled
dimensions and technology boosters, such as strain technology for enhancing the carrier
mobility and tuning ionization rates [115, 186–188]. As a Schottky-barrier device, the drive
current is limited by the Schottky-barrier height. Thus, a reduced Schottky-barrier height for
electrons improves the drive current of n-type configuration. Furthermore, a channel material
with smaller bandgap can be used to form lower Schottky barriers for both electrons and holes,
thus improving the drive currents for both n-type and p-type configurations [189].
Towards low-power applications, the steep-SS devices are desired to operate with a sufficiently
low VDS . The strategy to reduce VDS for DIG FinFETs is consequently discussed as follows.
First, as demonstrated in [173], a similar steep-SS operation is achieved in a 25 nm SOI device
with VDS = 1.2V . With the additional aid of the DIG structure, the dynamic modulation of
Schottky barriers can further improve the average SS. Therefore, the DIG FinFET with deeply
scaled dimensions and optimized source/drain resistance may require a VDS ≤ 1.2V , which is
close to the threshold energy to trigger impact ionization in silicon as the bandgap of silicon is
∼1.12 eV at 300 K.
On the other hand, as discussed above, the steep SS indeed depends on the ratio between
the impact-ionization generation and the recombination. Although with fewer generation,
the impact ionization can still occur with a sub-bandgap drain bias [190, 191]. Thus, a steep
SS below thermal limit is still conceivable with a sub-bandgap drain bias if the feedback
is optimized with the improvements for leakage reduction, such as applying a low-defect
nanowire structure.
In addition, the threshold energy to trigger impact ionization decreases with the decreasing
bandgap of the material [10]. Thus, the required VDS can also be reduced by replacing silicon
with other materials with smaller bandgap or higher impact ionization rate, such as germa-
nium or carbon nanotube [192]. This is consistent with the suggestion for improving the
drive current. For instance, the bandgap of germanium is ∼0.66 eV at 300 K, giving enhanced
ionization rates for both electrons and holes [10]. In this respect, the inherent suppression
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of off -currents in the DIG-FET approach allows to keep Ig t sufficiently low as a further re-
quirement for obtaining steep slopes in Eq. (4.4) [73]. Thus, the steep SS can be expected in
germanium-based devices with a VDS below 1 V for both n-type and p-type conductions.
Table 4.1 summarizes the strategy and suggested solutions for reducing VDS in multiple-
independent-gate FETs without sacrificing the steep SS.
Table 4.1: Suggestions for reducing VDS in steep-SS multiple-independent-gate FETs
VDS Objective Strategy Solution
∼ Eg /q
( ∼ Bandgap )
Enhance effective VDS for im-
pact ionization
Scaled dimensions and
optimized S/D resistance
< Eg /q
( < Bandgap )
Reduce leakage to utilize sub-
bandgap impact ionization
Low-defect nanowire
structure
¿ 1V Reduce threshold energy of
impact ionization
Small bandgap material,
e.g., germanium
4.5 Chapter Summary
This chapter experimentally demonstrate the steep SS in a polarity-controllable FinFET with
dual independent gates, exploiting the electrostatic biasing of the S/D Schottky barriers.
Minimal SS of 3.4 mV/dec and average SS of 6 mV/dec over 5 decades of current are achieved
with ultra-low leakage floor and high Ion/Ioff ratio at room temperature. The steep SS in DIG
FinFET also shows reduced sensitivity to temperature as compared to conventional MOSFETs
through characterization of n-type and p-type operation from 100 K to 380 K.
Based on the characterization, this chapter further analyzed the epitomized SS in the formula
and suggested feasible improvements to optimize the device performance and reduce the
operation voltage without sacrificing the steep SS.
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5 Compact Modeling
As shown in the previous chapters, multiple-independent-gate FETs provide new opportunities
for circuit design thanks to their enhanced functionality, and have been extensively studied
as far as fabrication, circuit design and architecture are concerned [72, 90, 93, 97, 100, 110,
122, 123, 185]. Nevertheless, a physics-based compact model for multiple-independent-gate
SiNWFETs is not yet available, which is the critical interface between device technology and
circuit design. This is the topic of this chapter.
There are many works on compact modeling of doped source/drain SiNWFETs and Schottky-
barrier SiNWFETs [193–197]. Compared to these devices, polarity-controllable SiNWFETs
introduce additional gated regions between source and drain. Therefore, it is necessary
to model the different regions in order to predict the device characteristics. To address
this discontinuity of the gate voltages along the channel, a simple assumption of constant
capacitances between different gated regions is proposed to model a dual-independent-gate
carbon nanotube FET [198, 199]. However, the ballistic solution for carbon nanotube FET
used in [198, 199] is difficult to be applied to SiNWFETs due to lower carrier mobility in
silicon [43, 200].
In this chapter, we fill the gap in modeling polarity-controllable SiNWFETs by presenting
a long-channel model for DIG SiNWFETs based on the solution of conventional SiNWFET
equations. Starting from Poisson’s equation, the potential distribution and the drain current
are obtained by solving the current continuity between Schottky-barrier contacts and the
drift-diffusion of both carriers in the channel. The model captures the device operation in
different bias configurations, and shows good agreements with TCAD simulation. Advanced
physical effects can be easily embedded into the model to develop a complete compact model
for polarity-controllable SiNWFETs.
This chapter is organized as follows: Sec. 5.1 shows the device structure investigated in this
chapter. Then, the surface potential model and drain current model are derived in Sec. 5.2
and Sec. 5.3, respectively. The results are shown and discussed in Sec. 5.4. Finally, the chapter
is summarized in Sec. 5.5.
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5.1 Structure of DIG Silicon Nanowire FET
The model presented in this chapter focuses on the DIG SiNWFET. It has a simplified structure
of TIG SiNWFETs presented in Chapter 3 by connecting the two polarity gates together. Fig.
5.1 shows the device structure studied in the model and for TCAD verification. The two
external gates (PGS and PGD ) are connected to modulate the Schottky barriers. Since this gate
determines the type of carriers through the Schottky barriers, it is named Polarity Gate (PG).
The gate in the middle of the channel induces a potential barrier to control the current, and is
named Control Gate (CG).
The DIG SiNWFETs have been experimentally demonstrated in [72]. In the development of
the model, we assume an intrinsic nanowire channel within the device. The thickness of gate
dielectric tox and the radius of the nanowire R are assumed to be uniform from source to drain.
The metallic contacts at source and drain have a workfuncition ofΦm .
PGS
CG
PGD
R
tox
PG
CG
Φm
Figure 5.1: Structure of a dual-independent-gate SiNWFET.
The band diagrams in different configurations are shown in Fig. 5.2. PG modulates the
thickness of Schottky barriers, while CG controls a potential barrier in the channel. In n-type
+
-
PG CG PG
-
PG CG PG
+
off
on off
on
n-type p-type
Figure 5.2: Band diagrams at on and off states in n-type and p-type configurations of a dual-
independent-gate SiNWFET.
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configuration (i.e., VPG > 0), electrons may tunnel through the thin Schottky barrier at source
into the channel. At on state, CG is polarized to allow electrons flowing through the channel
easily without barriers in the channel. In contrast, at off state, the potential barrier induced by
CG prevents the current from flowing. The p-type operation (i.e., VPG ≤ 0) is similar, but relies
on holes tunneling through the barrier at drain.
5.2 Surface Potential Model
Polarity-controllable devices exploit the conduction due to both electrons and holes. Therefore,
it is necessary to consider the transport of both carriers in the model. Thus, we start from 1-D
Poisson’s equation with both carriers in an intrinsic silicon nanowire channel:
d 2φ
dr 2
+ 1
r
dφ
dr
= q(n−p)
εsi
= qni
εsi
(
e
q(φ−Vn)
kT −e
q(Vp−φ)
kT
)
(5.1)
where φ is the electrostatic potential in the channel, r indicates the distance from the center
of the nanowire, n and p are the density of electrons and holes, respectively. The intrinsic
carrier density is represented by ni , and εsi is the dielectric constant of silicon, Vn and Vp are
the quasi-Fermi potentials of electrons and holes, respectively.
However, it is difficult to directly obtain an accurate and explicit solution to (5.1). Therefore,
we first consider the case where there are only electrons as the majority carrier in the channel.
Then, n À p gives that φÀ (Vp +Vn)/2. Under this condition, Eq. (5.1) is simplified as:
d 2φ
dr 2
+ 1
r
dφ
dr
= qn
εsi
= qni
εsi
e
q(φ−Vn)
kT (5.2)
An exact solution to (5.2) has been reported [201–203]:
φ=Vn+ kT
q
ln
( −8Bn
δ(1+Bnr 2)2
)
(5.3)
where δ= q2ni/kT εsi, and Bn is a parameter that will be solved from the boundary condition.
Then, by assuming the effective gate voltage Vgeff =VG −VFB ≈φ, the bias condition for only
considering electrons is derived as Vgeff À (Vp +Vn)/2.
Similarly, the solution when only considering holes is also derived. By combining these two
results, a piecewise solution to (5.1) is obtained as:
φ=
φn =Vn+
kT
q ln
( −8Bn
δ(1+Bnr 2)2
)
if Vgeff À Vp+Vn2
φp =Vp− kTq ln
( −8Bp
δ(1+Bpr 2)2
)
if Vgeff ¿ Vp+Vn2
(5.4)
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Finally, we derive a smoothing function to connect φn and φn. Thus, a single-piece approxi-
mation of φ is written as:
φ=σ1 ·φn+σ2 ·φp (5.5)
where σ1 = (1+ tanhα)/2, σ2 = (1− tanhα)/2, and α= q(2Vgeff−Vn−Vp)/2kT .
Eq. (5.5) gives an accurate and smooth transition between the electron-dominated and hole-
dominated operations as shown later in the Sec. 5.4.
In order to obtain the potential, Bn and Bp in (5.4) are solved from the boundary condition at
the interface between nanowire and gate dielectric, which is given by Gauss’s law:
Cox(Vgeff−φs,0)= εsi
dφ
dr
∣∣∣
r=R =Qn−Qp (5.6)
where the gate oxide capacitance Cox = εox/[R · ln(1+ tox/R)] with εox the dielectric constant of
gate oxide. The surface potential φs,0 is located at the interface between the gate oxide and
the silicon nanowire, and Qn (Qp) are the density of electrons (holes) within a unit area.
By substituting (5.5) into (5.6) with σ1+σ2 = 1, we approximately derive the equations for
majority carriers as [193]:
q(Vgeff−Vn−∆V )
kT
= q
kT
Qn
Cox
+ lnQn
Q0
+ lnQn+Q0
Q0
(5.7)
q(Vp−Vgeff−∆V )
kT
= q
kT
Qp
Cox
+ lnQp
Q0
+ lnQp+Q0
Q0
(5.8)
where Q0 = 4(kT /q)(εsi/R), and ∆V = (kT /q)ln(8/δR2).
Now, with given gate voltage and quasi-Fermi potentials, the carrier density Qn and Qp can be
solved from (5.7) and (5.8). Then, the surface potential φs,0 are obtained by substituting the
following equation into (5.5):
Bn(p) =−
Qn(p)
Qn(p)+Q0
1
R2
(5.9)
Eqs. (5.7) and (5.8) are accurate for calculating the potential and the density of majority carriers,
which are important for solving the current. Therefore, they are used as a good approximation
for following calculations. In addition, we derive a refined expression to calculate the density
of minority carriers, which may be required in an accurate capacitance model. In the case of
electrons as minority carriers, we assume φ=φp, thus:
Qn,min ≈ qni
R
∫ R
0
r e
q(φp−Vn)
kT dr (5.10)
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This integral is finished by substituting φp in (5.4) into it. Thus, an analytical solution for
minority carriers is obtained as:
Qn,min = qniδ
48B 2pR
e
q(Vp−Vn)
kT
[
1− (1+BpR2)3
]
(5.11)
Eq. (5.11) shows the relationship between the minority carrier of electrons Qn,min and the
majority carrier of holes (Bp and Vp ).
A unified solution valid for all bias conditions is thus given by combining the results for both
majority carriers and minority carriers:
Qn =σ1 ·Qn,maj+σ2 ·Qn,min (5.12)
where Qn,maj is the result of (5.7).
The unified expression of hole density Qp can be similarly derived as:
Qp =σ1 ·Qp,min+σ2 ·Qp,maj (5.13)
The above analysis solves the long-channel surface potential φs,0 without considering the
boundary conditions at S/D. However, for Schottky-barrier devices, the potential distribution
near the contacts is also required to calculate the carrier tunneling through the Schottky
barriers. Therefore, we apply a quasi-2-D solution of the surface potential [196, 204].
The boundary condition at source is given by φs(0)=Vbi+VS. Thus, the surface potential near
the contact at source is:
φs =φs,0+∆φs,S(y) (5.14)
∆φs,S(y)= (Vbi+VS−φs,0)
sinh((L− y)/λ)
sinh(L/λ)
Similarly, the surface potential near the contact at drain is obtained under the boundary
condition of φs(L)=Vbi+VD:
φs =φs,0+∆φs,D (y) (5.15)
∆φs,D (y)= (Vbi+VD−φs,0)
sinh(y/λ)
sinh(L/λ)
where L is the length of each gate, and Vbi =χ+Eg /2q−Φm is the built-in potential with χ the
electron affinity of silicon and Eg the bandgap of silicon.
In (5.14) and (5.15), the natural length λ can be assumed as a constant here only related to the
geometry of the device in the subthreshold region, i.e., λ=pεsiR/2Cox [204–206]. However,
the simple assumption of λ does not perfectly capture the effect of the induced carriers. It can
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be addressed by introducing a unified λ [196], but for simplicity, an empirical expression for
λ is used instead in this model to approximately account for the effects of induced carriers
beyond the subthreshold regime. This bias-dependent correction on λ is expressed as:
λ=
√
εsiR/2Cox ·m1 ·m2 (5.16)
in which the effect of the bias on CG and PG is modeled by:
m1 =
√
a0+ 1
VDD
kT
q
ln
(
1+exp
(
q(a1VCG−a2VPG+a3)
kT
))
(5.17)
And m2 represents the effect of the drain-source voltage as:
m2 = 1+b0
(
1−uv ) (5.18)
with
u = 1− ln
(
1+exp
(
1− VDS
b1VCG−b2VPG+b3
))
(5.19)
and a0−3, b0−3 and v are fitting parameters.
As demonstrated later in Sec. 5.4, the proposed potential model shows good agreement with
the numerical solution, which further contributes to the accurate prediction of the current in
different bias configurations.
5.3 Drain Current Model
According to the derived potential model, the potential along the channel can be obtained
when the quasi-Fermi potentials Vp and Vn are known. To obtain Vp and Vn at each region,
the current continuity condition needs to be solved.
Here, we only discuss the VDS ≥ 0 case. The results when VDS < 0 is the same as the device
is symmetric. Considering that the quasi-Fermi potentials mostly drop at the contacts and
the interfaces between gated regions, it is assumed that Vp and Vn keep constant within each
region. They are labeled as Vn(p),PGS , Vn(p),CG, and Vn(p),PGD . The surface potentials at each
region are also labeled as φPGS , φCG, and φPGD , respectively.
First, we consider the Schottky contacts. Electrons may tunnel through the Schottky barrier
from source and holes may tunnel from drain based on certain bias conditions as shown in
Fig. 5.3. To avoid the complexity of calculating the tunneling probability, the effective Schottky
barrier heights ΦSBeff,n and ΦSBeff,p are applied based on the assumption of the tunneling
distance dt [199,207]. The tunneling probability is assumed to be unity if the barrier is thinner
than dt and zero otherwise. By solving (5.14) at y = dt and (5.15) at y = L−dt , the effective
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Schottky barriers are given by:
ΦSBeff,n =ΦSB,n− (φPGS −Vbi−VS)(1−e−dt /λ) (5.20)
ΦSBeff,p =ΦSB,p− (Vbi+VD−φPGD )(1−e−dt /λ) (5.21)
whereΦSB,n =Φm −χ andΦSB,p =χ+Eg /q−Φm are the Schottky barrier heights for electrons
and holes, respectively. The voltages VS and VD are the biases applied to source and drain,
respectively.
dt
PG
ΦSBeff,n
dt
PG
ΦSBeff,p
+ +
- -
Ec
Ev
S D
Figure 5.3: Schottky barriers at source and drain under different bias conditions, showing the
effective Schottky barrier heights for electrons and holes.
PG CG PG
ΦC,n
Figure 5.4: Potential barrier induced by CG in the middle of the channel.
In addition to the Schottky barriers, CG may also induce a potential barrier in the middle of
the channel as shown in Fig. 5.4 for electrons. This barrierΦC can be expressed as:
ΦC,n = (Vbi+VS+φSB,n)−φCG (5.22)
ΦC,p =φCG− (Vbi+VD−φSB,p) (5.23)
Finally, the barrier height for carriers to overcome is the largest one betweenΦSBeff andΦC:
Φeff,n =max
(
ΦSBeff,n,ΦC ,n
)
(5.24)
Φeff,p =max
(
ΦSBeff,p,ΦC ,p
)
(5.25)
97
Chapter 5. Compact Modeling
Therefore, the current through this barrier is given by the expression of thermionic emission:
IT,n(p) =piR2 A∗n(p)T 2exp
(
−qΦeff,n(p)
kT
)
(5.26)
in which A∗n(p) is the effective Richardson’s constant for electrons (holes).
After coming through the Schottky barriers, the carrier transport in the channel is described by
the drift-diffusion model. Therefore, the inner part of the device operates like a conventional
single-gate SiNWFET, which uses CG as the gate and PG-controlled regions as doped source
and drain.
Based on this assumption, the drift-diffusion current of electrons in the channel can be
expressed as [208]:
IDD,n =µn 2piR
Leff
∫ PGD
PGS
QndVn (5.27)
We can also derive from (5.7) that:
dVn =−
(
1
Cox
+ kT
q
1
Qn
+ kT
q
1
Qn +Q0
)
dQ (5.28)
By substituting (5.28) into (5.27), the drift-diffusion current of electrons is finally obtained in a
similar formula to charge-based model for conventional MOSFETs [195, 209–211]:
IDD,n =µn 2piR
Leff
[
G(Qn,S)−G(Qn,D)
]
(5.29)
G(Q)= 2 kT
q
Q+ Q
2
2Cox
− kT
q
Q0ln
Q0+Q
Q0
in which Qn,S(D) is obtained by solving (5.7) with VG = VCG and Vn = Vn,PGS at source or
Vn =Vn,PGD at drain.
Similarly, the drift-diffusion current of holes is obtained as:
IDD,p =µp 2piR
Leff
[
G(Qp,D)−G(Qp,S)
]
(5.30)
with Qp,S(D) obtained by solving (5.8) with VG =VCG and Vp =Vp,PGS at source or Vp =Vp,PGD at
drain.
If the recombination of carriers in the channel is neglected, the current continuity in the
device gives that:
IT,n(p) = IDD,n(p) (5.31)
In conventional MOSFETs, the quasi-Fermi potential mostly drops at the drain side because
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the body-drain junction is a reverse-biased p-n junction. It is similar in the DIG SiNWFET that
employs electrostatic doping. Thus, we get:
Vn,CG =Vn,PGS (5.32)
Vp,CG =Vp,PGD (5.33)
When reaching the other side of the channel, the carriers need to come over the other Schottky
barrier under a forward bias. The corresponding current of electrons is thus modeled as [10]:
IT,n =piR2 A∗nT 2exp
(
−qΦSB,n
kT
)(
e
q(VD−Vn,PGD )
kT −1
)
(5.34)
And the current of holes is written as:
IT,p =piR2 A∗p T 2exp
(
−qΦSB,p
kT
)(
e
q(Vp,PGS−VS)
kT −1
)
(5.35)
Combining (5.34), (5.35) and (5.26) yields to:
Vn,PGD =VD−
kT
q
ln
[
1+exp
(
q(ΦSB,n−Φeff,n)
kT
)]
(5.36)
Vp,PGS =VS+
kT
q
ln
[
1+exp
(
q(ΦSB,p−Φeff,p)
kT
)]
(5.37)
By iteratively solving (5.31), (5.32) with (5.36) for electrons, and (5.31), (5.33) with (5.37) for
holes, the distribution of surface potentials along the channel and the currents of both carriers
are obtained.
According to the above analysis, the device can be described by three components in series as
shown in Fig. 5.5. In the middle of the channel, CG modulates the barrier as in conventional
MOSFETs, and PG-controlled regions are considered as doped source and drain. At the
contacts, the Schottky barriers together with PG can be considered as back-to-back Schottky
diodes with an additional modulation by PG. As a unique structure in polarity-controllable
device, PG not only modulates the Schottky barriers, but can also reverse the direction of the
diodes, thus changing the polarity of the device.
PG
CG
S D
Figure 5.5: Equivalent circuit symbol of the dual-independent-gate SiNWFET.
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The different components, i.e., the Schottky barriers and the nanowire channel, are separately
modeled by using similar formulas for Schottky diodes and MOSFETs. Therefore, advanced
physical effects associated with Schottky barriers and the channel can be easily integrated into
the proposed core framework, such as short-channel effects, mobility degradation, velocity
saturation, Schottky barrier lowering, etc. [206, 212–217]. A complete and accurate model for
DIG SiNWFETs can thus be developed based on the presented core model.
5.4 Results and Discussion
Based on the potential model presented in Sec. 5.2, we obtain the potential in the nanowire
with given gate voltage and quasi-Fermi potentials. The model is verified with respect to a
numerical solution of Poisson’s equation (5.1) using a finite element method. In the demon-
strated device, an undoped silicon nanowire with a diameter of 30 nm is used as the channel.
The thickness of SiO2 is 2 nm.
The potential distribution along the radial direction is shown in Fig. 5.6(a). The quasi-Fermi
potentials Vn and Vp are set to 0.2 V and 1.0 V, respectively. The potential increases from
the center of the nanowire to the surface with Vgeff ≥ 0.75V , which corresponds to a n-type
operation. While with Vgeff = 0, the potential decreases from the center to the surface as a
p-type behavior dominated by holes.
The potentials at the surface and the center of the nanowire with different gate voltages are
(a) (b)
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Figure 5.6: (a) Potential distribution along the radial direction in the silicon nanowire. (b)
Surface potential and center potential. Quasi-Fermi potentials Vn and Vp are set to 0.2 V and
1.0 V, respectively.
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shown in Fig. 5.6(b). Consistent with the results in Fig. 5.6(a), the surface potential is higher
than the center potential with larger Vgeff, but lower with small Vgeff. When Vgeff = (Vp+Vn)/2=
0.6V , the surface potential is equal to the center potential. As observed from these results,
the proposed potential model agrees well with the numerical solution and provides a smooth
transition between different gate voltages.
Fig. 5.7 shows the calculated carrier densities with different approximations. Compared
to the numerical results, the equations (5.7) and (5.8) are accurate for calculating majority
carriers, and can be used to further calculate the current which is mostly composed of majority
carriers. Furthermore, the unified solution of (5.12) and (5.13) presents a good match with the
numerical results, and thus may be applied in a capacitance model as future work.
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Figure 5.7: Carrier density calculated with the equations for majority carriers (5.7) (5.8) and
the unified solution (5.12) (5.13).
In order to further verify the drain current model, a DIG SiNWFET using the geometries
in Fig. 5.1 is simulated using Synopsys Sentaurus [120]. In the Three-Dimensional (3-D)
simulation, the coupled Poisson’s equation and drift-diffusion model are self-consistently
solved. The length of each gate is set to be 200 nm. The diameter of the nanowire is 30-50
nm. The thickness of SiO2 is 2 nm. Metal gates with mid-gap workfunction and Schottky
barrier contacts with the workfunction of 4.45 eV are applied. WKB approximation is used to
calculate the tunneling at Schottky contacts and a constant mobility model is applied in the
channel [121].
By solving the continuity equation in the device, the potential distribution and drain current
are obtained. The surface potential distribution along the channel for n-type configuration is
shown in Fig. 5.8 by fixing VPG and VDS at 1.5 V. When increasing VCG to turn on the device, not
onlyφCG, but alsoφPGS increase due to the change of quasi-Fermi potentials at PGS-controlled
region. Thus, the Schottky barrier at source becomes thinner. More electrons can thus tunnel
through the lower barrier, which leads to the increase of current.
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Figure 5.8: Surface potential distribution along the channel with different gate voltages and
VPG =VDS = 1.5V (n-type).
The transfer characteristics of DIG SiNWFET with different diameters are compared with
TCAD simulation in Fig. 5.9. With a fixed VPG, the device behaves in the deep subthreshold
region as a conventional MOSFET. As observed in Fig. 5.9(a), the SS is approaching the ideal
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Figure 5.9: The predicted drain current with different nanowire diameters under (a) a fixed
VPG and (b) a fixed VCG for both n-type and p-type configurations. VDS = 1.5V (lines: model,
dots: TCAD simulation).
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value, since the effective barrier height is determined byΦC. Beyond this region, the current
starts to be dominated by the effective Schottky barrierΦSBeff,n orΦSBeff,p, limiting the SS. On
the other hand, the Ion of n-type operation is larger than in p-type operation due to the lower
Schottky barrier height for electrons, which is determined by the workfunction of the Schottky
contacts. Similar to fully-depleted SOI, DIG SiNWFET with larger nanowire diameter shows
lower threshold VCG. Note that, the electron current also contributes to the leakage in p-type
configuration, resulting in a degraded gate control over the leakage current near VCG = 1.5V .
In contrast, when varying VPG while applying a fixed bias on CG, the drain current is deter-
mined by the Schottky barriers within the whole subthreshold region. In this case, the SS is
worse than varying VCG as shown in Fig. 5.9(b). However, in the deep subthreshold region of n-
type characteristics, φPGS <Vbi+VS in the simulated device. Thus, the effective barrier height
is determined byφPGS . This effect is included in the model by replacingφCG by min[φCG,φPGS ]
in (5.22). The resulted different regimes of SS in n-type configuration can also be observed in
Fig. 5.9(b). Moreover, the nanowire diameter shows negligible effects on the characteristics
when the carrier transport is dominated by tunneling through the Schottky barriers. Slight
difference between the prediction and TCAD simulation is also observed when the device
completely turns on because of the simple expression of λ used in the model.
If PG and CG are connected together, the device works as a single-gate Schottky-barrier
MOSFET. The resulted ambipolar characteristics are shown in Fig. 5.10. While Schottky-
barrier devices are appealing because they do not require chemical doping, they also suffer
from low Ion/Ioff ratio with poor subthreshold slope due to the ambipolar behavior. In contrast,
polarity-controllable devices utilize the ambipolar conduction of both carriers, and further
exploit electrostatic control of the Schottky barriers with an additional gate to achieve high
Ion/Ioff ratio as well as near-ideal subthreshold slope [72].
10-8
10-7
10-6
10-5
10-4
Dr
ain
 C
ur
re
nt
 (A
)
1.51.00.50.0
VCG=VPG (V)
200
150
100
50
0
Drain Current (µA)
  VDS=1.5V
d=30nm
d=50nm
Figure 5.10: Ambipolar characteristics by applying the same VCG and VPG in DIG SiNWFET
(lines: model, dots: TCAD simulation).
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Fig. 5.11 shows the output characteristics with a fixed VPG = 1.5V in n-type configuration.
The current saturation is observed with large VDS. On the other hand, we also observe the
resistance due to the existence of the Schottky barriers with VDS near 0 V. Despite that, the
characteristics with VCG = 1V and VCG = 1.5V shows similar resistance. This implies that the
biased PG helps to reduce the resistance by improving the tunneling through the Schottky
barrier.
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Figure 5.11: Output characteristics with a fixed VPG (lines: model, dots: TCAD simulation).
Finally, we discuss a little about the capacitance model for DIG SiNWFET. With the derived
carrier density equation, the total charge in each region QCG, QPGS and QPGD can be calculated
by integrating the carrier density along the channel. Then, the partition of these charges to
source and drain terminals can be investigated by TCAD simulation. The simulation result
shows that QPGS mostly contributes to the capacitance between PGS and source, and QPGD
mostly contributes to the capacitance between PGD and drain. QCG needs a similar partition to
source and drain as in the capacitance model of conventional MOSFETs [218]. The capacitance
model for DIG SiNWFET can thus be developed based on these assumptions.
5.5 Chapter Summary
This chapter presents a surface potential and current model for dual-independent-gate SiN-
WFETs. By solving both carrier tunneling at Schottky contacts and the drift-diffusion in the
channel, the potential distribution and drain current are obtained. The proposed model
captures the operation of the device under different bias configurations, and shows good
agreements with TCAD simulation. A complete and more accurate model can be built based
on the presented core framework, and used for the exploration of the functionality-enhanced
device with controllable polarity.
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Functionality-enhanced devices are desirable to improve the computing efficiency when the
size of CMOS transistors approaches the material limit. In addition, low power consumption
is a critical challenge due to the dramatically increased device density on the chip. From
this perspective, this thesis exploits a new device concept: multiple-independent-gate field-
effect transistors. The functionality-enhanced devices provide high computational density
thanks to the polarity controllability. In the meantime, the proposed technology can also
reduce the power consumption with the dual-threshold-voltage characteristics and the steep-
subthreshold-slope operation.
The proposed device concept is applied to different channel geometries, including SiNWFET
and FinFET. These devices are extensively studied on fabrication, dual-VT characteristics and
design, steep-SS operation, and compact modeling. In the following section, a summary of
contributions in each chapter is highlighted. Then, possible future works are discussed.
6.1 Summary of Contributions
Chapter 1 discusses the current limitations of CMOS technology, and gives the global objective
of this thesis.
Chapter 2 introduces functionality-enhanced devices with controllable polarity based on
different channel materials and structures. Then, multiple-independent-gate FETs are pro-
posed. The device structure exploits both silicon nanowire channel and fin-shaped channel.
With multiple independent gates, the proposed devices achieve independent modulation
of the carrier transport at Schottky barriers and the channel conduction. The fabrication of
the devices in a top-down approach is also demonstrated step by step, which is suitable for
large-scale integration.
Chapter 3 exploits multiple-independent-gate FETs for multi-VT design. Dual-VT character-
istics are demonstrated with TIG SiNWFET. The uniqueness of the proposed device lays in
the high degree of configurability. This device is configured as n-type or p-type transistor in
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either high-VT or low-VT mode by biasing separately the three independent gates. Low-VT
configuration with earlier turn-on is helpful for improving the circuit speed, while high-VT
configuration achieves a suppression of leakage current without sacrificing the on-state cur-
rent, showing advantages over the conventional multi-VT techniques. Chapter 3 also presents
an efficient approach to implement dual-VT configurable circuits with TIG SiNWFETs. Logic
gates using these devices can be realized to either fit high performance or low leakage appli-
cations, simply by wiring an uncommitted gate structure. Dual-VT design is thus achievable
without additional process steps by applying this strategy. This property not only increases the
configurability of the circuits, but also reduces the process complexity compared to dual-VT
technologies for conventional CMOS.
Chapter 4 extends the multiple-independent-gate FETs to achieve a steep-SS operation. The
steep SS is demonstrated by exploiting the electrostatic biasing of the Schottky barriers in
DIG FinFETs. The measured characteristics show minimal SS of 3.4 mV/dec and average SS
of 6 mV/dec over 5 decades of current with ultra-low leakage floor and high Ion/Ioff ratio at
room temperature. Temperature-dependent characterization indicates that the steep SS has
reduced sensitivity to temperature as compared to conventional MOSFETs. The devices also
show negligible hysteresis and good reliability. Chapter 4 further analyzed the epitomized SS
in the formula and suggested feasible improvements to optimize the device performance and
reduce the operation voltage.
Chapter 5 presents compact modeling of multiple-independent-gate FETs. A surface potential
and current model is developed for DIG SiNWFETs. The potential distribution and drain
current are calculated based on both carrier tunneling at Schottky contacts and the drift-
diffusion in the channel. The proposed model captures the operation of the device under
different bias configurations, and shows good agreements with TCAD simulation. A complete
and more accurate model can be built based on the presented core framework, and be used
for the exploration of the functionality-enhanced device with controllable polarity.
6.2 Future Work
This section highlights the future research directions in development of technology and
Electronic Design Automation (EDA) with the multiple-independent-gate FETs.
There are many challenges in the fabrication of multiple-independent-gate FETs. Limited by
our academic cleanroom facility, the devices experimentally demonstrated in the thesis have
relatively long gate length (100∼200 nm) and thick oxide (10∼15 nm) compared to state-of-
the-art MOSFETs. Therefore, process optimization is expected to improve the performance of
multiple-independent-gate FETs at advanced technology nodes.
Besides the process optimization, the high Schottky barrier height in the devices also limits
the on-state current of devices, and the circuit speed is consequently limited. Moreover, the
steep-SS operation is also suppressed at low operation voltage due to the large threshold
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energy for impact ionization in silicon. To overcome these issues, a solution consists of using
semiconductors with narrower band gap, like germanium. Nevertheless, lower barrier height
can also result in larger leakage current and degraded Ion/Ioff ratio. Therefore, the fabrication
process of germanium-based multiple-independent-gate FETs and the possible performance
improvement require more investigation in both experiments and theory in the future.
On the other hand, symmetric n-type and p-type characteristics of the device are desired
to yield energy efficient circuits with a single type of transistor [89]. Recently, the strain
technology has been investigated to achieve this symmetry by tuning the tunneling through
the barrier [115, 186]. The effect of strain deserves further study as a very attractive technique
for performance optimization of the multiple-independent-gate FETs.
In the physical design with multiple-independent-gate FETs, an optimal mapping scheme
yields to the fine-grained tuning at transistor level for each circuit as presented in Chapter
3. With the mapping result, direct routing on the prefabricated devices is desired. However,
a single TIG SiNWFET has 5 terminals in a compact area. Thus, routing on these devices is
challenging. To mitigate routing efforts, a regular layout technique called sea-of-tiles could be
applied to multiple-independent-gate FETs, which has shown the potential on routing and
area utilization with DIG SiNWFETs [137].
Finally, state-of-the-art logic synthesis tools are efficient for unate logic functions. In contrast,
multiple-independent-gate FETs are efficient at implementing both unate and binate logic
functions. Hence, new logic synthesis tools exploiting a large class of functions are desired to
design highly efficient circuits with multiple-independent-gate FETs [54, 143, 144].
In conclusion, multiple-independent-gate field-effect transistors enable attractive opportu-
nities in design of integrated circuits with high computational density and low power con-
sumption. The work presented in this thesis also brings interesting opportunities from device
technology to EDA. It will be exciting to see how this new technology performs with future
advancement in research and engineering on related topics.
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A List of Abbreviations
Abbreviation Definition
1-D One-Dimensional
2-D Two-Dimensional
3-D Three-Dimensional
ABB Adaptive Body Biasing
ASIC Application-Specific Integrated Circuit
BOX Buried Oxide
BP Back Plane
BTBT Band-To-Band Tunneling
CG Control Gate
CMOS Complementary Metal-Oxide-Semiconductor
DFF D-Flip-Flop
DG Double-Gate
DIBL Drain-Induced-Barrier-Lowering
DIG Dual-Independent-Gate
DRIE Deep Reactive Ion Etching
EDA Electronic Design Automation
EI Electrostatic Integrity
FBB Forward Body Bias
FD Fully-Depleted
FE Field Emission
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Appendix A. List of Abbreviations
Abbreviation Definition
FET Field-Effect Transistor
FPGA Field-Programmable Gate Array
G Gate
GAA Gate-All-Around
HP High Performance
HVT High-VT
IC Integrated Circuits
IMOS Impact-Ionization MOS
LL Low Leakage
LSTP Low-Standby-Power
LVT Low-VT
MOS Metal-Oxide-Semiconductor
MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor
NC-FET Negative-Capacitance FET
NEMFET Nanoelectromechanical FET
NMOS N-type Metal-Oxide-Semiconductor
PD Partially-Depleted
PDN Pull-Down Network
PG Polarity Gate
PGS Polarity Gate at Source
PGD Polarity Gate at Drain
PMOS P-type Metal-Oxide-Semiconductor
PTM Predictive Technology Model
PUN Pull-Up Network
RBB Reverse Body Bias
SBB Schottky Barrier Bias
SB-FET Schottky-Barrier Field-Effect Transistor
SCE Short Channel Effects
S/D Source and Drain
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Abbreviation Definition
SEM Scanning Electron Microscopy
SiNWFET Silicon Nanowire Field-Effect Transistor
SOI Silicon-On-Insulator
SS Subthreshold Slope
TCAD Technology-Computer-Aided-Design
TE Thermionic Emission
TEM Transmission Electron Microscopy
TFE Thermionic-Field Emission
TFET Tunnel FET
TIG Three-Independent-Gate
TSPC True-Single-Phase-Clock
UTBB Ultra Thin Body and Buried Oxide
VT Threshold Voltage
VTR Verilog-To-Routing
WKB Wentzel-Kramers-Brilloui
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